8-BIT MICROCONTROLLER WITH 2K BYTES BUILD-IN PROGRAMMABLE FLASH

Description

The IN90S2323D and IN90LS2323D is a low-power CMOS 8-bit microcontrollers based on the *AVR* enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the IN90S2323D and IN90LS2323D achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.


The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

Features

- Utilizes the AVR[®] Enhanced RISC Architecture
- AVR High Performance and Low Power RISC Architecture
- 118 Powerful Instructions Most Single Clock Cycle Execution
- 2K bytes of In-System Programmable ISP Flash
- SPI Serial Interface for In-System Programming
- Endurance: 1,000 Write/Erase Cycles
- 128 bytes EEPROM
- Endurance: 100,000 Write/Erase Cycles
- 128 bytes Internal RAM
- 32 x 8 General Purpose Working Registers
- 3 Programmable I/O Lines
 - V_{CC}: 4.0 6.0V IN90S2323D
 - V_{CC}: 2.7 6.0V IN90LS2323D
- Power-On Reset Circuit
- Speed Grades: 0 10 MHz IN90S2323D
- Speed Grades: 0 4 MHz IN90LS2323D
- Up to 10 MIPS Throughput at 10 MHz
- One 8-Bit Timer/Counter with Separate Prescaler
- External and Internal Interrupt Sources
- Programmable Watchdog Timer with On-Chip Oscillator
- · Low Power Idle and Power Down Modes
- Programming Lock for Flash Program and EEPROM Data Security
- Selectable On-Chip RC Oscillator
 - 8-Pin Device









Pin Descriptions

vcc

Supply voltage pin.

GND

Ground pin.

Port B (PB2..PB0)

Port B is a 3-bit bi-directional I/O port. Port pins can provide internal pull-up resistors (selected for each bit).

RESET

Reset input. A low on this pin for two machine cycles while the oscillator is running resets the device.

XTAL1


Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

XTAL2

Output from the inverting oscillator amplifier.

Clock Sources

The IN90S2313D and IN90LS2313D contains an inverting amplifier which can be configured for use as an on-chip oscillator. XTAL1 and XTAL2 are input and output respectively. Either a quartz crystal or a ceramic resonator may be used.



Architectural Overview

The fast-access register file concept contains 32 x 8-bit general purpose working registers with a single clock cycle access time. This means that during one single clock cycle, one ALU (Arithmetic Logic Unit) operation is executed. Two operands are output from the register file, the operation is executed, and the result is stored back in the register file -in one clock cycle.

Six of the 32 registers can be used as three 16-bits indirect address register pointers for Data Space addressing-enabling efficient address calculations. One of the three address pointers is also used as the address pointer for the constant table look up function. These added function registers are the 16-bit X-



 RESET
 1
 8
 VCC

 XTAL1
 2
 7
 PB2 (SCK/T0)

 XTAL2
 3
 6
 PB1 (MISO/INT0)

 GND
 4
 5
 PB0 (MOSI)

IN90S2323D, IN90LS2323D

register, Y-register and Z-register. The ALU supports arithmetic and logic functions between registers or between a constant and a register. Single register operations are also executed in the ALU. In addition to the register operation, the conventional memory addressing modes can be used on the register file as well. This is enabled by the fact that the register file is assigned the 32 lowermost Data Space addresses (\$00 -\$1F), allowing them to be accessed as though they were ordinary memory locations.

The I/O memory space contains 64 addresses for CPU peripheral functions as Control Registers,

Timer/Counters, A/D-converters, and other I/O functions. The I/O memory can be accessed directly, or as the Data Space locations following those of the register file, \$20 - \$5F.


The *AVR* has Harvard architecture - with separate memories and buses for program and data. The program memory is accessed with a two stage pipeline. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This concept enables instructions to be executed in every clock cycle. The program memory is in-system downloadable Flash memory.

With the relative jump and call instructions, the whole 1K address space is directly accessed. Most *AVR* instructions have a single 16-bit word format. Every program memory address contains a 16- or 32-bit instruction.

During interrupts and subroutine calls, the return address program counter (PC) is stored on the stack. The stack is effectively allocated in the general data SRAM, and consequently the stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the SP in the reset routine (before subroutines or interrupts are executed). The 8-bit stack pointer SP is read/write accessible in the I/O space.


The 128 bytes data SRAM + register file and I/O registers can be easily accessed through the five different addressing modes supported in the *AVR* architecture.

The memory spaces in the AVR architecture are all linear and regular memory maps.



AVR Architecture









IN90S2323D, IN90LS2323D

REGISTER	SUMMAR	1								
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
\$3F (\$5F)	SREG		Т	Н	S	V	Ν	Z	С	page 13
\$3E (\$5E)	Reserved									
\$3D (\$5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	page 13
\$3C (\$5C)	Reserved									
\$3B (\$5B)	GIMSK	-	INT0	-	-	-	-	-	-	page 17
\$3A (\$5A)	GIFR	-	INTF0							page 17
\$39 (\$59)	TIMSK	-	-	-	-	-	-	TOIE0	-	page 15
\$38 (\$58)	TIFR	-	-	-	-	-	-	TOV0	-	page 16
\$37 (\$57)	Reserved									
\$36 (\$56)	Reserved									
\$35 (\$55)	MCUCR	-	-	SE	SM	-	-	ISC01	ISC00	page 16
\$34 (\$54)	MCUSR	-	-	-	-	-	-	EXTRF	PORF	page 14
\$33 (\$53)	TCCR0	-	-	-	-	-	CS02	CS01	CS00	page 20
\$32 (\$52)	TCNT0	Timer/C	ounter0 (8	Bit)						page 20
\$31 (\$51)	Reserved									
\$30 (\$50)	Reserved									
\$2F (\$4F)	Reserved									
\$2E (\$4E)	Reserved									
\$2D (\$4D)	Reserved									
\$2C (\$4C)	Reserved									
\$2B (\$4B)	Reserved									
\$2A (\$4A)	Reserved									
\$29 (\$49)	Reserved									
\$28 (\$48)	Reserved									
\$27 (\$47)	Reserved									
\$26 (\$46)	Reserved									
\$25 (\$45)	Reserved									
\$24 (\$44)	Reserved									
\$23 (\$43) \$22 (\$42)	Reserved Reserved									
\$22 (\$42) \$21 (\$41)	WDTCR			-	WDTO	WDE	WDP2	WDP1	WDP0	nogo 21
\$20 (\$40)	Reserved	-	-	-	WDIO	VVDE	VUFZ	WDFT	WDFU	page 21
\$1F (\$3F)	Reserved									
\$1E (\$3E)	EEAR	_	FEPRON	M Address	Register				1	page 22
\$1D (\$3D)	EEDR	FEPR	OM Data	VI Audress	Register					page 22 page 22
φ10 (φ30)	LEDI		gister							page 22
\$1C (\$3C)	EECR	-	-	-	-	-	EEMW	EEWE	EERE	page 22
\$1B (\$3B)	Reserved						22000			page 22
\$1A (\$3A)	Reserved									
\$19 (\$39)	Reserved									
\$18 (\$38)	PORTB	-	-	-	PORTB	PORTB	PORTB	PORTB	PORTB	page 23
\$17 (\$37)	DDRB	-	-	-	DDB4	DDB3	DDB2	DDB1	DDB0	page 23
\$16 (\$36)	PINB	-	-	-	PINB4	PINB3	PINB2	PINB1	PINB0	page 23
\$15 (\$35)	Reserved	1		•	-	•			· I	
\$14 (\$34)	Reserved									
\$13 (\$33)	Reserved									
\$12 (\$32)	Reserved									
\$11 (\$31)	Reserved									
\$10 (\$30)	Reserved									
\$0F (\$2F)	Reserved									
\$0E (\$2E)	Reserved									
\$0D (\$2D)	Reserved									
\$0C (\$2C)	Reserved									
\$0B (\$2B)	Reserved									
\$0A (\$2A)	Reserved									
\$09 (\$29)	Reserved									
\$08 (\$28)	Reserved									
	Reserved									
\$00 (\$20)	Reserved	1								



ds Description INSTRUCTIONS Add two Registers Add with Carry two Registers Add Immediate to Word Subtract two Registers Subtract Constant from Register Subtract Constant from Register Subtract Onstant from Register Subtract With Carry two Registers Subtract with Carry two Registers Subtract with Carry Constant from Reg. Logical AND Registers Logical AND Register and Constant Logical OR Registers Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Clear Bit(s) in Register Increment Decrement Decrement Set Register Relative Jump Indirect Jump to (Z) Relative Subroutine Call Indirect Call to (Z) Subroutine Return Subroutine Return	$\begin{tabular}{ c c c c } \hline \textbf{Operation} \\\hline \hline Rd \leftarrow Rd + Rr \\\hline Rd \leftarrow Rd + Rr + C \\\hline Rdh:Rdl \leftarrow Rdh:Rdl + K \\\hline Rd \leftarrow Rd - Rr \\\hline Rd \leftarrow Rd - Rr \\\hline Rd \leftarrow Rd - K \\\hline Rdh:Rdl \leftarrow Rdh:Rdl - K \\\hline Rd \leftarrow Rd - Rr - C \\\hline Rd \leftarrow Rd - Rr \\\hline Rd \leftarrow Rd \cdot K \\\hline Rd \leftarrow Rd & Rr \\\hline Rd \leftarrow Rd & K \\\hline Rd \leftarrow Rd & Rr \\\hline PC \leftarrow PC + k + 1 \\\hline PC \leftarrow Z \\\hline PC \leftarrow PC + k + 1 \\\hline \end{tabular}$	Flags Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,N,V Z	#Clock 1 1 2 1 2 1 2
Add two Registers Add with Carry two Registers Add Immediate to Word Subtract two Registers Subtract Constant from Register Subtract Immediate from Word Subtract with Carry two Registers Subtract with Carry two Registers Subtract with Carry two Registers Subtract with Carry Constant from Reg. Logical AND Registers Logical OR Registers Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Set Register Relative Jump Indirect Jump to (Z) Relative Subroutine Call Indirect Call to (Z)	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	Z,C,N,V,H Z,C,N,V,S Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,C,N,V Z,C,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V None None None	1 2 1 2 1 2
Add with Carry two Registers Add Immediate to Word Subtract two Registers Subtract Constant from Register Subtract Immediate from Word Subtract with Carry two Registers Subtract with Carry two Registers Subtract with Carry two Registers Subtract with Carry Constant from Reg. Logical AND Registers Logical OR Register and Constant Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Relative Jump Indirect Jump to (Z) Relative Subroutine Call Indirect Call to (Z)	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	Z,C,N,V,H Z,C,N,V,S Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,C,N,V Z,C,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V None None None	1 2 1 2 1 2
Add Immediate to Word Subtract two Registers Subtract Constant from Register Subtract Immediate from Word Subtract with Carry two Registers Subtract with Carry two Registers Subtract with Carry Constant from Reg. Logical AND Registers Logical AND Register and Constant Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Relative Jump Indirect Jump to (Z) Relative Subroutine Call Indirect Call to (Z)	$\label{eq:result} \begin{array}{l} Rdh:Rdl \leftarrow Rdh:Rdl + K \\ Rd \leftarrow Rd - Rr \\ Rd \leftarrow Rd - Rr \\ Rd \leftarrow Rd - K \\ Rdh:Rdl \leftarrow Rdh:Rdl - K \\ Rd \leftarrow Rd - Rr - C \\ Rd \leftarrow Rd - Rr - C \\ Rd \leftarrow Rd - Rr \\ Rd \leftarrow Rd \cdot K \\ Rd \leftarrow Rd \cdot Rr \\ Rd \leftarrow Rd \vee K \\ Rd \leftarrow Rd \vee K \\ Rd \leftarrow Rd \vee K \\ Rd \leftarrow Rd \otimes Rr \\ Rd \leftarrow SFF - Rd \\ Rd \leftarrow SFF - Rd \\ Rd \leftarrow Rd + 1 \\ Rd \leftarrow Rd + Rd \\ Rd \leftarrow Rd \\ Rd \\$	Z,C,N,V,S Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,C,N,V Z,C,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V None None None	2 1 1 1 1 1 1 1 1 1 1 1 1 1
Subtract two Registers Subtract Constant from Register Subtract Immediate from Word Subtract with Carry two Registers Subtract with Carry two Registers Subtract with Carry Constant from Reg. Logical AND Registers Logical OR Register and Constant Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Relative Jump Indirect Jump to (Z) Relative Subroutine Call Indirect Call to (Z)	$\begin{array}{c} Rd \leftarrow Rd \cdot Rr \\ Rd \leftarrow Rd \cdot K \\ Rdh:Rdl \leftarrow Rdh:Rdl - K \\ Rdh:Rdl \leftarrow Rdh:Rdl - K \\ Rd \leftarrow Rd - Rr - C \\ Rd \leftarrow Rd \cdot Rr \\ Rd \leftarrow Rd \cdot K \\ Rd \leftarrow Rd \cdot Rr \\ Rd \leftarrow Rd \vee K \\ Rd \leftarrow Rd + Rd \\ Rd \leftarrow SFF - Rd \\ Rd \leftarrow SFF - Rd \\ Rd \leftarrow Rd + 1 \\ Rd \leftarrow Rd + Rd \\ Rd \leftarrow SFF \\ \hline \end{array}$	Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,C,N,V Z,C,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V None None None	1 2
Subtract Constant from Register Subtract Immediate from Word Subtract with Carry two Registers Subtract with Carry Constant from Reg. Logical AND Registers Logical AND Registers Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Relative Jump Indirect Jump to (Z) Relative Subroutine Call Indirect Call to (Z)	$\begin{array}{c} Rd \leftarrow Rd - K \\\\ Rdh:RdI \leftarrow Rdh:RdI - K \\\\ Rd \leftarrow Rd - Rr - C \\\\ Rd \leftarrow Rd - Rr - C \\\\ Rd \leftarrow Rd - Rr - C \\\\ Rd \leftarrow Rd - Rr \\\\ Rd \leftarrow Rd \cdot Rr \\\\ Rd \leftarrow Rd \circ Rr \\\\ Rd \leftarrow Rd \circ K \\\\ Rd \leftarrow Rd \circ Rr \\\\ Rd \leftarrow Rd \circ Rr \\\\ Rd \leftarrow Rd \circ K \\\\ Rd \leftarrow Rd \circ Rd \\\\ Rd \leftarrow Rd \circ Rd \\\\ Rd \leftarrow Rd \circ K \\\\ Rd \leftarrow Rd \circ K \\\\ Rd \leftarrow Rd \circ Rd \\\\ Rd \leftarrow Rd + Rd \\\\ Rd \leftarrow Rd \\\\ Rd \\\\ Rd \leftarrow Rd \\\\ Rd \\\\ Rd \leftarrow Rd \\\\ $	Z,C,N,V,H Z,C,N,V,S Z,C,N,V,H Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V None None None	1 2 1 1 1 1 1 1 1 1 1 1 1 1 1
Subtract Immediate from Word Subtract with Carry two Registers Subtract with Carry Constant from Reg. Logical AND Registers Logical AND Register and Constant Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Relative Jump Indirect Jump to (Z) Relative Subroutine Call Indirect Call to (Z)	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	Z,C,N,V,S Z,C,N,V,H Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,C,N,V Z,C,N,V,H Z,C,N,V Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V None None None	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Subtract with Carry two Registers Subtract with Carry Constant from Reg. Logical AND Registers Logical AND Register and Constant Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Relative Jump Indirect Jump to (Z) Relative Subroutine Call Indirect Call to (Z)	$\begin{array}{c} Rd \leftarrow Rd - Rr - C \\ Rd \leftarrow Rd - K - C \\ Rd \leftarrow Rd - Rr \\ Rd \leftarrow Rd \cdot Rr \\ Rd \leftarrow Rd \cdot Rr \\ Rd \leftarrow Rd \circ Rr \\ Rd \leftarrow Sp - Rd \\ Rd \leftarrow Sp - Rd \\ Rd \leftarrow Rd \circ Rr \\ Rd \leftarrow Rd \circ Rd \\ Rd \leftarrow SFF \\ \hline \end{array}$	Z,C,N,V,H Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V None None None	1 1 1 1 1 1 1 1 1 1 1 1 1 1
Subtract with Carry Constant from Reg. Logical AND Registers Logical AND Register and Constant Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Relative Jump Indirect Jump to (Z) Relative Subroutine Call Indirect Call to (Z)	$\begin{array}{c} Rd \leftarrow Rd \cdot K \cdot C \\ Rd \leftarrow Rd \cdot Rr \\ Rd \leftarrow Rd \cdot Rr \\ Rd \leftarrow Rd \cdot K \\ Rd \leftarrow Rd \vee K \\ Rd \leftarrow Rd \vee K \\ Rd \leftarrow Rd \vee K \\ Rd \leftarrow Rd \circ Rr \\ Rd \leftarrow Str - Rd \\ Rd \leftarrow Str - Rd \\ Rd \leftarrow Str + Rd \\ Rd \leftarrow Rd \circ K \\ Rd \leftarrow Rd + Rd \\ Rd \leftarrow Rd + Rd \\ Rd \leftarrow Rd + 1 \\ Rd \leftarrow Rd + 1 \\ Rd \leftarrow Rd + Rd \\ Rd + Rd \\ Rd \leftarrow Rd + Rd \\ Rd \\ Rd \\ Rd \leftarrow Rd + Rd \\ Rd \\ Rd \\ Rd \leftarrow Rd + Rd \\ Rd$	Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,C,N,V Z,C,N,V Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V None None None	1 1 1 1 1 1 1 1 1 1 1 1 1 1
Subtract with Carry Constant from Reg. Logical AND Registers Logical AND Register and Constant Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Relative Jump Indirect Jump to (Z) Relative Subroutine Call Indirect Call to (Z)	$\begin{array}{c} Rd \leftarrow Rd \bullet Rr \\ Rd \leftarrow Rd \bullet K \\ Rd \leftarrow Rd \bullet K \\ Rd \leftarrow Rd \bullet Rr \\ Rd \leftarrow Rd \circ Rr \\ Rd \leftarrow Spr - Rd \\ Rd \leftarrow Spr - Rd \\ Rd \leftarrow Spr - Rd \\ Rd \leftarrow Rd \bullet Rr \\ Rd \leftarrow Rd \bullet Rd \\ Rd \leftarrow Rf + Rd \\ Rd \leftarrow Rd \\ Rd \leftarrow Rd + Rd \\ Rd + Rd \\ Rd \leftarrow Rd + Rd \\ Rd \\ Rd \leftarrow Rd + Rd \\ Rd + Rd \\ Rd \\ Rd + Rd \\ Rd \\ Rd + Rd \\ Rd $	Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,C,N,V Z,C,N,V Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V None None None	1 1 1 1 1 1 1 1 1 1 1 1 1 1
Logical AND Registers Logical AND Register and Constant Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Relative Jump Indirect Jump to (Z) Relative Subroutine Call Indirect Call to (Z)	$\begin{array}{c} Rd \leftarrow Rd \bullet Rr \\ Rd \leftarrow Rd \bullet K \\ Rd \leftarrow Rd \bullet K \\ Rd \leftarrow Rd \bullet Rr \\ Rd \leftarrow Rd \circ Rr \\ Rd \leftarrow Spr - Rd \\ Rd \leftarrow Spr - Rd \\ Rd \leftarrow Spr - Rd \\ Rd \leftarrow Rd \bullet Rr \\ Rd \leftarrow Rd \bullet Rd \\ Rd \leftarrow Rf + Rd \\ Rd \leftarrow Rd \\ Rd \leftarrow Rd + Rd \\ Rd + Rd \\ Rd \leftarrow Rd + Rd \\ Rd \\ Rd \leftarrow Rd + Rd \\ Rd + Rd \\ Rd \\ Rd + Rd \\ Rd \\ Rd + Rd \\ Rd $	Z,N,V Z,N,V Z,N,V Z,N,V Z,C,N,V Z,C,N,V,H Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V None None None	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 2
Logical AND Register and Constant Logical OR Registers Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Relative Jump Indirect Jump to (Z) Relative Subroutine Call Indirect Call to (Z)	$\begin{array}{c} Rd \leftarrow Rd \bullet K \\ Rd \leftarrow Rd \lor Rr \\ Rd \leftarrow Rd \lor Rr \\ Rd \leftarrow Rd \oplus Rr \\ Rd \leftarrow SFF - Rd \\ Rd \leftarrow S00 - Rd \\ Rd \leftarrow S00 - Rd \\ Rd \leftarrow Rd \bullet K \\ Rd \leftarrow Rd \bullet Rd \\ Rd \leftarrow Rf \bullet Rd \\ Rd \leftarrow SFF \\ \hline \\ \hline \\ \begin{array}{c} PC \leftarrow PC + k + 1 \\ PC \leftarrow Z \\ PC \leftarrow PC + k + 1 \end{array} \end{array}$	Z,N,V Z,N,V Z,N,V Z,C,N,V,H Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V None None None	1 1 1 1 1 1 1 1 1 1 2
Logical OR Registers Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Decrement Test for Zero or Minus Clear Register Set Register Relative Jump Indirect Jump to (Z) Relative Subroutine Call Indirect Call to (Z)	$\begin{array}{c} Rd \leftarrow Rd \lor Rr \\ Rd \leftarrow Rd \lor K \\ Rd \leftarrow Rd \lor K \\ Rd \leftarrow Rd \circledast Rr \\ Rd \leftarrow SFF - Rd \\ Rd \leftarrow S00 - Rd \\ Rd \leftarrow Rd \lor K \\ Rd \leftarrow Rd \lor K \\ Rd \leftarrow Rd + I \\ Rd \leftarrow Rd + 1 \\ Rd \leftarrow Rd + I \\ Rd \leftarrow Rd + Rd + Rd \\ Rd \leftarrow Rd + Rd + Rd \\ Rd \leftarrow Rd + Rd + Rd + Rd + Rd \\ Rd \leftarrow Rd + Rd$	Z,N,V Z,N,V Z,N,V Z,C,N,V,H Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V None None None	1 1 1 1 1 1 1 1 1 1 2
Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Relative Jump Indirect Jump to (Z) Relative Subroutine Call Indirect Call to (Z)	$\begin{array}{c} Rd \leftarrow Rd \lor K \\ Rd \leftarrow Rd \oplus Rr \\ Rd \leftarrow Rd \oplus Rr \\ Rd \leftarrow \$FF - Rd \\ Rd \leftarrow \$00 - Rd \\ Rd \leftarrow Rd \lor K \\ Rd \leftarrow Rd \lor K \\ Rd \leftarrow Rd + 1 \\ Rd \leftarrow Rd + 1 \\ Rd \leftarrow Rd + Rd \\ Rd \leftarrow Rd \oplus Rd \\ Rd \leftarrow Rd \oplus Rd \\ Rd \leftarrow FF \\ \hline \\ \begin{array}{c} PC \leftarrow PC + k + 1 \\ PC \leftarrow Z \\ PC \leftarrow PC + k + 1 \end{array}$	Z,N,V Z,N,V Z,C,N,V Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V None None None	1 1 1 1 1 1 1 1 1 1 2
Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Relative Jump Indirect Jump to (Z) Relative Subroutine Call Indirect Call to (Z)	$\begin{array}{c} Rd \leftarrow Rd \oplus Rr \\ Rd \leftarrow \$FF - Rd \\ Rd \leftarrow \$OO - Rd \\ Rd \leftarrow Rd \vee K \\ Rd \leftarrow Rd \vee K \\ Rd \leftarrow Rd + 1 \\ Rd \leftarrow Rd + 1 \\ Rd \leftarrow Rd + 1 \\ Rd \leftarrow Rd + Rd + Rd \\ Rd \leftarrow Rd + Rd + Rd \\ Rd \leftarrow Rd + Rd + Rd + Rd + Rd \\ Rd \leftarrow Rd + R$	Z,N,V Z,C,N,V Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V None None None	1 1 1 1 1 1 1 1 1 2
One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Relative Jump Indirect Jump to (Z) Relative Subroutine Call Indirect Call to (Z)	$\begin{array}{c} Rd \leftarrow \$FF - Rd \\ Rd \leftarrow \$00 - Rd \\ Rd \leftarrow Rd \vee K \\ Rd \leftarrow Rd \vee K \\ Rd \leftarrow Rd + 1 \\ Rd \leftarrow Rd + 1 \\ Rd \leftarrow Rd - 1 \\ Rd \leftarrow Rd - Rd \\ Rd \leftarrow Rd + Rd + Rd \\ Rd \leftarrow Rd + Rd \\ Rd \leftarrow Rd + Rd + Rd \\ Rd \leftarrow Rd + Rd + Rd + Rd + Rd \\ Rd \leftarrow Rd + Rd $	Z,C,N,V Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V None None None	1 1 1 1 1 1 1 1 2
Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Relative Jump Indirect Jump to (Z) Relative Subroutine Call Indirect Call to (Z)	$\begin{array}{c} Rd \leftarrow \$00 \cdot Rd \\ Rd \leftarrow Rd \lor K \\ Rd \leftarrow Rd \lor K \\ Rd \leftarrow Rd \bullet (\$FF \cdot K) \\ Rd \leftarrow Rd \bullet 1 \\ Rd \leftarrow Rd \bullet 1 \\ Rd \leftarrow Rd \bullet Rd \\ Rd \leftarrow Rd \bullet Rd \\ Rd \leftarrow Rf \bullet FF \\ \end{array}$	Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V None None None	1 1 1 1 1 1 1 2
Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Relative Jump Indirect Jump to (Z) Relative Subroutine Call Indirect Call to (Z)	$\begin{array}{c} Rd \leftarrow Rd \lor K \\ Rd \leftarrow Rd \bullet (\$FF - K) \\ Rd \leftarrow Rd \bullet 1 \\ Rd \leftarrow Rd - 1 \\ Rd \leftarrow Rd \bullet Rd \\ Rd \leftarrow Rd \bullet Rd \\ Rd \leftarrow Rf \bullet FF \end{array}$ $\begin{array}{c} PC \leftarrow PC + k + 1 \\ PC \leftarrow Z \\ PC \leftarrow PC + k + 1 \end{array}$	Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V None None None	1 1 1 1 1 1 1 2
Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Relative Jump Indirect Jump to (Z) Relative Subroutine Call Indirect Call to (Z)	$\begin{array}{c} Rd \leftarrow Rd \bullet (\$FF - K) \\ Rd \leftarrow Rd + 1 \\ Rd \leftarrow Rd - 1 \\ Rd \leftarrow Rd \bullet Rd \\ Rd \leftarrow Rd \bullet Rd \\ Rd \leftarrow \$FF \end{array}$ $\begin{array}{c} PC \leftarrow PC + k + 1 \\ PC \leftarrow Z \\ PC \leftarrow PC + k + 1 \end{array}$	Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V None None None	1 1 1 1 1 1 2
Increment Decrement Test for Zero or Minus Clear Register Set Register Relative Jump Indirect Jump to (Z) Relative Subroutine Call Indirect Call to (Z)	$Rd \leftarrow Rd + 1$ $Rd \leftarrow Rd - 1$ $Rd \leftarrow Rd \cdot Rd$ $Rd \leftarrow Rd \oplus Rd$ $Rd \leftarrow \$FF$ $PC \leftarrow PC + k + 1$ $PC \leftarrow Z$ $PC \leftarrow PC + k + 1$	Z,N,V Z,N,V Z,N,V Z,N,V None None	1 1 1 1 1 2
Decrement Test for Zero or Minus Clear Register Set Register Relative Jump Indirect Jump to (Z) Relative Subroutine Call Indirect Call to (Z)	$Rd \leftarrow Rd - 1$ $Rd \leftarrow Rd \bullet Rd$ $Rd \leftarrow Rd \oplus Rd$ $Rd \leftarrow \$FF$ $PC \leftarrow PC + k + 1$ $PC \leftarrow Z$ $PC \leftarrow PC + k + 1$	Z,N,V Z,N,V Z,N,V None None None	1 1 1 1 2
Test for Zero or Minus Clear Register Set Register Relative Jump Indirect Jump to (Z) Relative Subroutine Call Indirect Call to (Z)	$Rd \leftarrow Rd \bullet Rd$ $Rd \leftarrow Rd \oplus Rd$ $Rd \leftarrow \$FF$ $PC \leftarrow PC + k + 1$ $PC \leftarrow Z$ $PC \leftarrow PC + k + 1$	Z,N,V Z,N,V None None None	1 1 1 2
Clear Register Set Register Relative Jump Indirect Jump to (Z) Relative Subroutine Call Indirect Call to (Z)	$Rd \leftarrow Rd \oplus Rd$ $Rd \leftarrow \$FF$ $PC \leftarrow PC + k + 1$ $PC \leftarrow Z$ $PC \leftarrow PC + k + 1$	Z,N,V None None None	1 1 2
Set Register Relative Jump Indirect Jump to (Z) Relative Subroutine Call Indirect Call to (Z)	$Rd \leftarrow \$FF$ $PC \leftarrow PC + k + 1$ $PC \leftarrow Z$ $PC \leftarrow PC + k + 1$	None None None	1
Relative Jump Indirect Jump to (Z) Relative Subroutine Call Indirect Call to (Z)	PC ← PC + k + 1 PC ← Z PC ← PC + k + 1	None None	2
Indirect Jump to (Z) Relative Subroutine Call Indirect Call to (Z)	$PC \leftarrow Z$ $PC \leftarrow PC + k + 1$	None	
Indirect Jump to (Z) Relative Subroutine Call Indirect Call to (Z)	$PC \leftarrow Z$ $PC \leftarrow PC + k + 1$	None	
Relative Subroutine Call Indirect Call to (Z)	PC ← PC + k + 1		2
Indirect Call to (Z)		N I a va a	
	DO 7	None	3
		None	3
		None	4
Interrupt Return		N.L	4
Compare, Skip if Equal	if (Rd = Rr) PC \leftarrow PC + 2 or 3	None	1/2
Compare	Rd - Rr	Z, N,V,C,H	1
Compare with Carry	Rd - Rr - C	Z, N,V,C,H	1
Compare Register with Immediate	Rd - K	Z, N,V,C,H	1
Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2
			1/2
			1/2
			1/2
			1/2
			1/2
			1/2
			1/2
		None	1/2
		None	1/2
Branch if Same or Higher		None	1/2
Branch if Lower		None	1/2
Branch if Minus		None	1/2
Branch if Plus	if (N = 0) then PC ← PC + k + 1	None	1/2
Branch if Greater or Equal, Signed	if (N \oplus V= 0) then PC \leftarrow PC + k + 1	None	1/2
Branch if Less Than Zero, Signed	if (N \oplus V= 1) then PC \leftarrow PC + k + 1	None	1/2
Branch if Half Carry Flag Set	if (H = 1) then PC \leftarrow PC + k + 1	None	1/2
Branch if Half Carry Flag Cleared	if (H = 0) then PC \leftarrow PC + k + 1	None	1/2
Branch if T Flag Set	if $(T = 1)$ then PC \leftarrow PC + k + 1	None	1/2
Branch if T Flag Cleared	if (T = 0) then PC \leftarrow PC + k + 1	None	1/2
Branch if Overflow Flag is Set	if (V = 1) then PC \leftarrow PC + k + 1	None	1/2
			1/2
			1/2
			1/2
	Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Half Carry Cleared Branch if Same or Higher Branch if I Nover Branch if I Nus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set Branch if T Flag Set Branch if Overflow Flag is Set	Skip if Bit in Register is Setif $(Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3$ Skip if Bit in I/O Register Clearedif $(P(b)=0) PC \leftarrow PC + 2 \text{ or } 3$ Skip if Bit in I/O Register is Setif $(R(b)=1) PC \leftarrow PC + 2 \text{ or } 3$ Branch if Status Flag Setif $(R(b)=1) PC \leftarrow PC + 2 \text{ or } 3$ Branch if Status Flag Clearedif $(SREG(s) = 1)$ then $PC \leftarrow PC + k + 1$ Branch if Status Flag Clearedif $(Z = 1)$ then $PC \leftarrow PC + k + 1$ Branch if Equalif $(Z = 0)$ then $PC \leftarrow PC + k + 1$ Branch if Not Equalif $(Z = 0)$ then $PC \leftarrow PC + k + 1$ Branch if Carry Setif $(C = 1)$ then $PC \leftarrow PC + k + 1$ Branch if Carry Clearedif $(C = 0)$ then $PC \leftarrow PC + k + 1$ Branch if Same or Higherif $(C = 0)$ then $PC \leftarrow PC + k + 1$ Branch if I Lowerif $(N = 1)$ then $PC \leftarrow PC + k + 1$ Branch if Plusif $(N = 0)$ then $PC \leftarrow PC + k + 1$ Branch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ Branch if Less Than Zero, Signedif $(M = 0)$ then $PC \leftarrow PC + k + 1$ Branch if Half Carry Flag Setif $(T = 1)$ then $PC \leftarrow PC + k + 1$ Branch if T Flag Setif $(T = 1)$ then $PC \leftarrow PC + k + 1$ Branch if T Flag Clearedif $(Y = 0)$ then $PC \leftarrow PC + k + 1$ Branch if Overflow Flag is Setif $(V = 1)$ then $PC \leftarrow PC + k + 1$ Branch if Overflow Flag is Clearedif $(V = 0)$ then $PC \leftarrow PC + k + 1$	Skip if Bit in Register is Setif (Rr(b)=1) PC \leftarrow PC + 2 or 3NoneSkip if Bit in I/O Register Clearedif (P(b)=0) PC \leftarrow PC + 2 or 3NoneSkip if Bit in I/O Register is Setif (R(b)=1) PC \leftarrow PC + 2 or 3NoneBranch if Status Flag Setif (SREG(s) = 1) then PC \leftarrow PC + k + 1NoneBranch if Status Flag Clearedif (SREG(s) = 0) then PC \leftarrow PC + k + 1NoneBranch if Equalif (Z = 1) then PC \leftarrow PC + k + 1NoneBranch if Not Equalif (Z = 0) then PC \leftarrow PC + k + 1NoneBranch if Carry Setif (C = 1) then PC \leftarrow PC + k + 1NoneBranch if Carry Clearedif (C = 0) then PC \leftarrow PC + k + 1NoneBranch if Same or Higherif (C = 0) then PC \leftarrow PC + k + 1NoneBranch if Lowerif (C = 0) then PC \leftarrow PC + k + 1NoneBranch if Greater or Equal, Signedif (N = 0) then PC \leftarrow PC + k + 1NoneBranch if Less Than Zero, Signedif (N \oplus V = 0) then PC \leftarrow PC + k + 1NoneBranch if Half Carry Flag Setif (H = 1) then PC \leftarrow PC + k + 1NoneBranch if Half Carry Flag Setif (W \oplus V = 1) then PC \leftarrow PC + k + 1NoneBranch if T Flag Setif (W = 0) then PC \leftarrow PC + k + 1NoneBranch if T Flag Clearedif (W = 0) then PC \leftarrow PC + k + 1None




IN90S2323D, IN90LS2323D


Instruction Set Summary (Continued)

Mnemonics	Operands	Description	Operation	Flags	#Clock
	FER INSTRUC			· · ·	
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X$ 1, Rd \leftarrow (X)	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd.Y+a	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow \mathbb{N}$ $(X) \leftarrow \mathbb{R}r, X \leftarrow X + 1$	None	2
				None	
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$		2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	(Z) ← Rr, Z ← Z + 1	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	Z ← Z - 1, (Z) ← Rr	None	2
STD	Z+q,Rr	Store Indirect with Displacement	(Z + q) ← Rr	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM		Load Program Memory	R0 ← (Z)	None	3
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
	TEST INSTRU			Hono	
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSE	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSET	S	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	S	Flag Clear	SREG(s) ← 0	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	T ← Rr(b)	Т	1
BLD	Rd, b	Bit load from T to Register	Rd(b) ← T	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
				N	1
SEN		Set Negative Flag	N ← 1	11	
SEN CLN		Set Negative Flag Clear Negative Flag	<u>N ← 1</u> N ← 0	N	1
CLN		Clear Negative Flag	N ← 0	N	1
CLN SEZ		Clear Negative Flag Set Zero Flag	N ← 0 Z ← 1	N Z	1
CLN SEZ CLZ		Clear Negative Flag Set Zero Flag Clear Zero Flag	$ \frac{N \leftarrow 0}{Z \leftarrow 1} \\ Z \leftarrow 0 $	N	1
CLN SEZ CLZ SEI		Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable	$N \leftarrow 0$ $Z \leftarrow 1$ $Z \leftarrow 0$ $I \leftarrow 1$	N Z	1 1 1
CLN SEZ CLZ SEI CLI		Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable	$N \leftarrow 0$ $Z \leftarrow 1$ $Z \leftarrow 0$ $I \leftarrow 1$ $I \leftarrow 0$	N Z Z I I	1 1 1 1
CLN SEZ CLZ SEI CLI SES		Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag	$N \leftarrow 0$ $Z \leftarrow 1$ $Z \leftarrow 0$ $I \leftarrow 1$ $I \leftarrow 0$ $S \leftarrow 1$	N Z Z I I S	1 1 1 1 1 1
CLN SEZ CLZ SEI CLI SES CLS		Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag	$N \leftarrow 0$ $Z \leftarrow 1$ $Z \leftarrow 0$ $I \leftarrow 1$ $I \leftarrow 0$ $S \leftarrow 1$ $S \leftarrow 0$	N Z I I S S	1 1 1 1 1 1 1
CLN SEZ CLZ SEI CLI SES CLS SEV		Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Set Twos Complement Overflow	$N \leftarrow 0$ $Z \leftarrow 1$ $Z \leftarrow 0$ $I \leftarrow 1$ $I \leftarrow 0$ $S \leftarrow 1$ $S \leftarrow 0$ $V \leftarrow 1$	N Z I I S S V	1 1 1 1 1 1 1 1
CLN SEZ CLZ SEI CLI SES CLS SEV CLV		Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Set Twos Complement Overflow Clear Twos Complement Overflow	$\begin{array}{c} N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \end{array}$	N Z I I S S V V	1 1 1 1 1 1 1 1 1 1
CLN SEZ CLZ SEI CLI SES CLS SEV CLV SET		Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Set Twos Complement Overflow Clear Twos Complement Overflow Set T in SREG	$N \leftarrow 0$ $Z \leftarrow 1$ $Z \leftarrow 0$ $I \leftarrow 1$ $I \leftarrow 0$ $S \leftarrow 1$ $S \leftarrow 0$ $V \leftarrow 1$ $V \leftarrow 0$ $T \leftarrow 1$	N Z I I S S V	1 1 1 1 1 1 1 1 1 1 1
CLN SEZ CLZ SEI CLI SES CLS SEV CLV SET CLT		Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Set Twos Complement Overflow Clear Twos Complement Overflow Set T in SREG Clear T in SREG	$\begin{array}{c} N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \\ T \leftarrow 1 \\ T \leftarrow 0 \end{array}$	N Z I I S V V T T	1 1 1 1 1 1 1 1 1 1 1 1
CLN SEZ CLZ SEI CLI SES CLS SEV CLV SET CLT SEH		Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Set Twos Complement Overflow Clear Twos Complement Overflow Set T in SREG Clear T in SREG Set Half Carry Flag in SREG	$\begin{array}{c} N \leftarrow 0 \\ \hline Z \leftarrow 1 \\ \hline Z \leftarrow 0 \\ \hline I \leftarrow 1 \\ \hline I \leftarrow 0 \\ \hline S \leftarrow 1 \\ \hline S \leftarrow 0 \\ \hline V \leftarrow 1 \\ \hline V \leftarrow 0 \\ \hline T \leftarrow 1 \\ \hline T \leftarrow 0 \\ \hline H \leftarrow 1 \end{array}$	N Z I S V V T T H	1 1 1 1 1 1 1 1 1 1 1 1
CLN SEZ CLZ SEI CLI SES CLS SEV CLV SET CLT SEH CLH		Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Set Twos Complement Overflow Clear Twos Complement Overflow Set T in SREG Clear T in SREG Set Half Carry Flag in SREG Clear Half Carry Flag in SREG	$\begin{array}{c} N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \\ T \leftarrow 1 \\ T \leftarrow 0 \end{array}$	N Z I I S V V T T	1 1 1 1 1 1 1 1 1 1 1 1
CLN SEZ CLZ SEI CLI SES CLS SEV CLV SET CLV SET CLT SEH CLH NOP		Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Set Twos Complement Overflow Clear Twos Complement Overflow Set T in SREG Clear T in SREG Set Half Carry Flag in SREG	$\begin{array}{c} N \leftarrow 0 \\ \hline Z \leftarrow 1 \\ \hline Z \leftarrow 0 \\ \hline I \leftarrow 1 \\ \hline I \leftarrow 0 \\ \hline S \leftarrow 1 \\ \hline S \leftarrow 0 \\ \hline V \leftarrow 1 \\ \hline V \leftarrow 0 \\ \hline T \leftarrow 1 \\ \hline T \leftarrow 0 \\ \hline H \leftarrow 1 \end{array}$	N Z I S V V T T H	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
CLN SEZ CLZ SEI CLI SES CLS SEV CLV SET CLT SEH CLH		Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Set Twos Complement Overflow Clear Twos Complement Overflow Set T in SREG Clear T in SREG Set Half Carry Flag in SREG Clear Half Carry Flag in SREG	$\begin{array}{c} N \leftarrow 0 \\ \hline Z \leftarrow 1 \\ \hline Z \leftarrow 0 \\ \hline I \leftarrow 1 \\ \hline I \leftarrow 0 \\ \hline S \leftarrow 1 \\ \hline S \leftarrow 0 \\ \hline V \leftarrow 1 \\ \hline V \leftarrow 0 \\ \hline T \leftarrow 1 \\ \hline T \leftarrow 0 \\ \hline H \leftarrow 1 \end{array}$	N Z I S V V T H	1 1 1 1 1 1 1 1 1 1 1 1 1 1



MS-012AA Package dimensions





	D	E1	Н	b	е	α	Α	A1	С	L	h
mm											
min	4.80	3.80	5.80	0.33		0°	1.35	0.10	0.19	0.41	0.25
max	5.00	4.00	6.20	0.51	1.27	8°	1.75	0.25	0.25	1.27	0.50
inches											
min	0.1890	0.1497	0.2284	0.013		0°	0.0532	0.0040	0.0075	0.016	0.0099
max	0.1968	0.1574	0.2440	0.020	0.100	8°	0.0688	0.0090	0.0098	0.050	0.0196

