8-BIT MICROCONTROLLER WITH 2K/4K BYTES BUILD-IN PROGRAMMABLE FLASH

Description

The IN90S2333 is a low-power CMOS 8-bit microcontroller based on the AVR RISC architecture. By executing powerful instructions in a single clock cycle, the IN90S2333 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.



The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The AT90S2333/4433 provides the following features: 2K/4K bytes of In-System Programmable Flash, 128/256 bytes EEPROM, 128 bytes SRAM, 20 general purpose I/O lines, 32 general purpose working registers, two flexible timer/counters with compare modes, internal and external interrupts, a programmable serial UART, 6-channel, 10-bit ADC, programmable Watchdog Timer with internal oscillator, an SPI serial port and two software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, timer/counters, SPI port and interrupt system to continue functioning. The Power Down mode saves the register contents but freezes the oscillator, disabling all other chip functions until the next interrupt or hardware reset.

The device is manufactured using Atmel's high density nonvolatile memory technology. The on-chip Flash program memory can be reprogrammed in-system through an SPI serial interface or by a conventional nonvolatile memory programmer. By combining a RISC 8-bit CPU with In-System Programmable Flash on a monolithic chip, the Atmel AT90S2333/4433 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications. The AT90S2333/4433 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.




Features

- High-performance and Low-power AVR[®] 8-bit RISC Architecture
 - 118 Powerful Instructions Most Single Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Up to 8 MIPS Throughput at 8 MHz
- Data and Nonvolatile Program Memory
 - 2K/4K Bytes of In-System Programmable Flash Endurance 1,000 Write/Erase Cycles
 - 128 Bytes of SRAM
 - 128/256 Bytes of In-System Programmable EEPROM Endurance: 100,000 Write/Erase Cycles
 - Programming Lock for Flash Program and EEPROM Data Security
- Peripheral Features
 - One 8-bit Timer/Counter with Separate Prescaler
 - Expanded 16-bit Timer/Counter with Separate Prescaler, Compare, Capture Modes and 8-, 9- or 10-bit PWM
 - On-chip Analog Comparator
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - Programmable UART
 - 6-channel, 10-bit ADC
 - Master/Slave SPI Serial Interface
- Special Microcontroller Features
 - Brown-Out Reset Circuit
 - Enhanced Power-on Reset Circuit
 - Low-Power Idle and Power Down Modes
 - External and Internal Interrupt Sources
- Specifications
 - Low-power, High-speed CMOS Process Technology
 - Fully Static Operation
- Power Consumption at 4 MHz, 3V, 25°C
 - Active: 3.4 mA
 - Idle Mode: 1.4 mA
 - Power Down Mode: <1 μA
- I/O and Packages
 - 20 Programmable I/O Lines
 - 28-pin PDIP and 32-pin TQFP
- Operating Voltage
 - 2.7V 6.0V (IN90LS2333)
 - 4.0V 6.0V (IN90S2333)
- Speed Grades
 - 0 4 MHz (IN90LS2333)
 - 0 8 MHz (IN90S2333)



Block Diagram



Pin Descriptions

VCC		28 🗆 PC5 (ADC5)
Supply voltage	(RXD) PD0 2	27 🗖 PC4 (ADC4)
	(TXD) PD1 🗖 3	26 🗖 PC3 (ADC3)
	(INT0) PD2 🗖 4	25 🗖 PC2 (ADC2)
GND	(INT1) PD3 🗖 5	24 🗆 PC1 (ADC1)
	(T0) PD4 🗖 6	23 🗖 PC0 (ADC0)
Ground		22 🗖 AGND
	GND 🗖 8	21 AREF
	XTAL1 🗖 9	20 🗖 AVCC
Port B (PB5PB0)	XTAL2 🗖 10	19 🗖 PB5 (SCK)
Part D is a 6 bit bi directional I/O part with internal pullup registers	(T1) PD5 🗖 11	18 🗖 PB4 (MISO)
Port B is a 6-bit bi-directional I/O port with internal pullup resistors.	(AIN0) PD6 🗖 12	17 🗖 PB3 (MOSI)
The Port B output buffers can sink 20 mA. As inputs, Port B pins that	(AIN1) PD7 🗖 13	16 🗆 PB2 (SS)
are externally pulled low will source current if the pull-up resistors are	(ICP) PB0 🗖 14	15 🗆 PB1 (OC1)
activated.]

Port B also serves the functions of various special features of the IN90S2333.

The port B pins are tristated when a reset condition becomes active, even if the clock is not running.

Port C (PC5..PC0)

Port C is a 6-bit bi-directional I/O port with internal pullup resistors. The Port C output buffers can sink 20 mA. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. Port C also serves as the analog inputs to the A/D Converter.

The port C pins are tristated when a reset condition becomes active, even if the clock is not running.

Port D (PD7..PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors. The Port D output buffers can sink 20 mA. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated.

Port D also serves the functions of various special features of the IN90S2333

The port D pins are tristated when a reset condition becomes active, even if the clock is not running.

RESET

Reset input. An external reset is generated by a low level on the RESET pin. Reset pulses longer than 50 ns will generate a reset, even if the clock is not running. Shorter pulses are not guaranteed to generate a reset.

XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

XTAL2

Output from the inverting oscillator amplifier

AVCC via a low-pass filter. See

This is the supply voltage pin for the A/D Converter. It should be externally connected to V_{CC} Datasheet for details on operation of the ADC.

AREF

This is the analog reference input for the A/D Converter. For ADC operations, a voltage in the range 2.7V to AVCC must be applied to this pin.



AGND


If the board has a separate analog ground plane, this pin should be connected to this ground plane. Otherwise, connect to GND.

Architectural Overview

The fast-access register file concept contains 32×8 -bit general purpose working registers with a single clock cycle access time. This means that during one single clock cycle, one Arithmetic Logic Unit (ALU) operation is executed. Two operands are output from the register file, the operation is executed, and the result is stored back in the register file - in one clock cycle.

Six of the 32 registers can be used as three 16-bits indirect address register pointers for Data Space addressing - enabling efficient address calculations. One of the three address pointers is also used as the address pointer for the constant table look up function. These added function registers are the 16-bits X-register, Y-register and Z-register.

The ALU supports arithmetic and logic functions between registers or between a constant and a register. Single register operations are also executed in the ALU. In addition to the register operation, the conventional memory addressing modes can be used on the register file as well. This is enabled by the fact that the register file is assigned the 32 lowermost Data Space addresses (\$00 - \$1F), allowing them to be accessed as though they were ordinary memory locations.



AVR IN90S2333 Architecture



The I/O memory space contains 64 addresses for CPU peripheral functions as Control Registers, Timer/Counters, A/D-converters, and other I/O functions. The I/O Memory can be accessed directly, or as the Data Space locations following those of the register file, \$20 - \$5F.

The AVR uses a Harvard architecture concept - with separate memories and buses for program and data. The program memory is executed with a two stage pipeline. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This concept enables instructions to be executed in every clock cycle.


The program memory is In-System Programmable Flash memory.

With the relative jump and call instructions, the whole 1K/2K word address space is directly accessed. Most AVR instructions have a single 16-bit word format. Every program memory address contains a 16-or 32-bit instruction.

During interrupts and subroutine calls, the return address program counter (PC) is stored on the stack. The stack is effectively allocated in the general data SRAM, and consequently the stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the SP in the reset routine (before subroutines or interrupts are executed). The 8-bit stack pointer SP is read/write accessible in the I/O space.

The 128 bytes data SRAM can be easily accessed through the five different addressing modes supported in the AVR architecture.

The memory spaces in the AVR architecture are all linear and regular memory maps.



A flexible interrupt module has its control registers in the I/O space with an additional global interrupt enable bit in the status register. All the different interrupts have a separate interrupt vector in the interrupt vector table at the beginning of the program memory. The different interrupts have priority in accordance with their interrupt vector position. The lower the interrupt vector address, the higher the priority.



Register Summary

	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
\$3F (\$5F)	SREG	1	Т	Н	S	V	N	Z	С			
\$3E (\$5E)	Reserved	-	-	-	-	-	-	-	-			
\$3D (\$5D)	SP	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0			
\$3C (\$5C)	Reserved											
\$3B (\$5B)	GIMSK	INT1	INT0	-	-	-	-	-	-			
\$3A (\$5A)	GIFR	INTF1	INTF0									
\$39 (\$59)	TIMSK	TOIE1	OCIE1	-	-	TICIE1	-	TOIE0	-			
\$38 (\$58)	TIFR	TOV1	OCF1	-	-	ICF1	-	TOV0	-			
\$37 (\$57)	Reserved				<u> </u>		·					
\$36 (\$56)	Reserved											
\$35 (\$55)	MCUCR	-		SE	SM	ISC11	ISC10	ISC01	ISC00			
\$34 (\$54)	MCUSR	-	-	-	-	WDRF	BORF	EXTRF	PORF			
\$33 (\$53)	TCCR0	-	-	-	-	-	CS02	CS01	CS00			
\$32 (\$52)	TCNT0	Timer/C	ounter0 (8 Bits	.)			•					
\$31 (\$51)	Reserved			/								
\$30 (\$50)	Reserved											
\$2F (\$4F)	TCCR1A	COM1 1	COM10	-	-	-	-	PWM11	PWM10			
\$2E (\$4E)	TCCR1B	ICNC1	ICES1	-	-	CTC1	CS12	CS11	CS10			
\$2D (\$4D)	TCNT1H	Timer/C	ounter1 - Cour	nter Register H	igh Byte		·					
\$2C (\$4C)	TCNT1L			nter Register Lo								
\$2B (\$4B)	OCR1H				egister High By	te						
\$2A (\$4A)	OCR1L				egister Low Byt							
\$29 (\$49)	Reserved				¥							
\$28 (\$48)	Reserved											
\$27 (\$47)	ICR1H			Time	r/Counter1 - Ing	out Capture Red	gister High Byte					
\$26 (\$46)	ICR1L			Time	r/Counter1 - In	put Capture Re	gister Low Byte					
\$25 (\$45)	Reserved						<u> </u>					
\$24 (\$44)	Reserved											
\$23 (\$43)												
	Reserved											
\$22 (\$42)	Reserved Reserved											
\$22 (\$42) \$21 (\$41)	Reserved	-	-	-	WDTOE	WDE	WDP2	WDP1	WDP0			
\$21 (\$41)	Reserved WDTCR	-	-	-	WDTOE	WDE	WDP2	WDP1	WDP0			
\$21 (\$41) \$20 (\$40)	Reserved WDTCR Reserved	-	-	-	WDTOE	WDE	WDP2	WDP1	WDP0			
\$21 (\$41) \$20 (\$40) \$1F (\$3F)	Reserved WDTCR Reserved Reserved	- EEPRO	- M Address Re	-	WDTOE	WDE	WDP2	WDP1	WDP0			
\$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E)	Reserved WDTCR Reserved Reserved EEAR		- M Address Re		WDTOE	WDE	WDP2	WDP1	WDP0			
\$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D)	Reserved WDTCR Reserved Reserved EEAR EEDR		- M Address Re M Data Regist		WDTOE							
\$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C)	Reserved WDTCR Reserved Reserved EEAR EEDR EECR	EEPRO			WDTOE	WDE EERIE	WDP2	WDP1	WDP0 EERE			
\$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B)	Reserved WDTCR Reserved EEAR EEDR EECR Reserved	EEPRO			WDTOE							
\$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B) \$1A (\$3A)	Reserved WDTCR Reserved EEAR EEDR EECR Reserved Reserved	EEPRO			WDTOE							
\$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39)	Reserved WDTCR Reserved EEAR EEDR EECR Reserved Reserved Reserved	EEPRO -	M Data Regist	- -	-	EERIE	EEMWE	EEWE	EERE			
\$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38)	Reserved WDTCR Reserved EEAR EEDR EECR Reserved Reserved Reserved PORTB	EEPRO - -	M Data Regist	- - PORTB5	- PORTB4	EERIE PORTB3	EEMWE PORTB2	EEWE PORTB1	EERE			
\$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38) \$17 (\$37)	Reserved WDTCR Reserved EEAR EEDR EECR Reserved Reserved PORTB DDRB	EEPRO -	M Data Regist	PORTB5 DDB5	- PORTB4 DDB4	EERIE PORTB3 DDB3	EEMWE PORTB2 DDB2	EEWE PORTB1 DDB1	EERE PORTBO DDB0			
\$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36)	Reserved WDTCR Reserved EEAR EEDR EECR Reserved Reserved Reserved PORTB DDRB PINB	EEPRO - - - - - -	M Data Regist - - - - - -	PORTB5 DDB5 PINB5	- PORTB4 DDB4 PINB4	EERIE PORTB3 DDB3 PINB3	EEMWE PORTB2 DDB2 PINB2	EEWE PORTB1 DDB1 PINB1	EERE PORTBO DDB0 PINB0			
\$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35)	Reserved WDTCR Reserved EEAR EEDR EECR Reserved Reserved PORTB DDRB PINB PORTC	EEPRO - - - - - - - -	M Data Regist - - - - - - - -	PORTB5 DDB5 PINB5 PORTC5	PORTB4 DDB4 PINB4 PORTC4	EERIE PORTB3 DDB3 PINB3 PORTC3	EEMWE PORTB2 DDB2 PINB2 PORTC2	EEWE PORTB1 DDB1 PINB1 PORTC1	EERE PORTBO DDB0 PINB0 PORTCO			
\$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34)	Reserved WDTCR Reserved EEAR EEDR EECR Reserved Reserved PORTB DDRB PINB PORTC DDRC	EEPRO	M Data Regist - - - - - -	PORTB5 DDB5 PINB5 PORTC5 DDC5	PORTB4 DDB4 PINB4 PORTC4 DDC4	EERIE PORTB3 DDB3 PINB3 PORTC3 DDC3	EEMWE PORTB2 DDB2 PINB2 PORTC2 DDC2	EEWE PORTB1 DDB1 PINB1 PORTC1 DDC1	EERE PORTBO DDB0 PINB0 PORTCO DDC0			
\$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35)	Reserved WDTCR Reserved EEAR EEDR EECR Reserved Reserved PORTB DDRB PINB PORTC	EEPRO - - - - - - - - - - - - - PORT	M Data Regist - - - - - - - -	PORTB5 DDB5 PINB5 PORTC5	PORTB4 DDB4 PINB4 PORTC4	EERIE PORTB3 DDB3 PINB3 PORTC3	EEMWE PORTB2 DDB2 PINB2 PORTC2	EEWE PORTB1 DDB1 PINB1 PORTC1	EERE PORTBO DDB0 PINB0 PORTCO			
\$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32)	Reserved WDTCR Reserved EEAR EEDR EECR Reserved Reserved PORTB DDRB PINB PORTC DDRC PINC PORTD	EEPRO	M Data Regist - - - - - - - - - - - - - - - - - - -	PORTB5 DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5	PORTB4 DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4	EERIE PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3	EEMWE PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2	EEWE PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1	PORTBO DDB0 PINB0 PORTCO DDC0 PINC0 PORTD0			
\$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31)	Reserved WDTCR Reserved EEAR EEDR EECR Reserved Reserved PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD	EEPRO	M Data Regist - - - - - - - - - - - - - - - - - - -	PORTB5 DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 PORTD5 DDD5	PORTB4 DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4	EERIE PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 PORTD3	EEMWE PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2	EEWE PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1	PORTBO DDB0 PINB0 PORTCO DDC0 PINC0 PORTD0 DDD0			
\$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30)	Reserved WDTCR Reserved EEAR EEDR EECR Reserved Reserved PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD PIND	EEPRO	M Data Regist - - - - - - - - - - - - - - - - - - -	PORTB5 DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5	PORTB4 DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4	EERIE PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3	EEMWE PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2	EEWE PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1	PORTB DDB0 PINB0 PORTC DDC0 PINC0 PORTD0 DDD0			
\$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F)	Reserved WDTCR Reserved EEAR EEDR EECR Reserved PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD PIND SPDR	EEPRO	M Data Regist	PORTB5 DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 PORTD5 DDD5	PORTB4 DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4	EERIE PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 PORTD3	EEMWE PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2	EEWE PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1	PORTBO DDB0 PINB0 PORTCO DDC0 PINC0 PORTD0			
\$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30)	Reserved WDTCR Reserved EEAR EEDR EECR Reserved Reserved PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD PIND	EEPRO	M Data Regist - - - - - - - - - - - - - - - - - - -	PORTB5 DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 PORTD5 DDD5	PORTB4 DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4	EERIE PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 PORTD3	EEMWE PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2	EEWE PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1	PORTBO DDB0 PINB0 PORTCO DDC0 PINC0 PORTD0 DDD0			



Register Summary (Continued)

U =										
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
\$0B (\$2B)	UCSRA	RXC	TXC	UDRE	FE	OR	-	-	-	
\$0A (\$2A)	UCSRB	RXCIE	TXCIE	UDRIE	RXEN	TXEN	CHR9	RXB8	TXB8	
\$09 (\$29)	UBRR	UART B	UART Baud Rate Register							
\$08 (\$28)	ACSR	ACD	AINBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	
\$07 (\$27)	ADMUX	-	ADCBG	-	-	-	MUX2	MUX1	MUX0	
\$06 (\$26)	ADCSR	ADEN	ADSC	ADFR	ADIF	ADIE	ADPS2	ADPS1	ADPS0	
\$05 (\$25)	ADCH	-	-	-	-	-	-	ADC9	ADC8	
\$04 (\$24)	ADCL	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADC1	ADC0	
\$03 (\$23)	UBRRHI						UART Baud Rate Register High			
\$02 (\$22)	Reserved									
\$01 (\$21)	Reserved									
\$00 (\$20)	Reserved									

Notes: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

 Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.

Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Cloc ks
ARITHMETIC AN	D LOGIC INSTRUC	TIONS	_		
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	$Rdh:Rdl \leftarrow Rdh:Rdl + K$	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd$ - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd$ - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd$ - Rr - C	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \gets Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	$Rdh:Rdl \leftarrow Rdh:Rdl - K$	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	Rd ←Rd ● Rr	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd_{\bullet}K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \lor K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow \$FF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← \$00 - Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \lor K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (\$FF - K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd ullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	$Rd \leftarrow \$FF$	None	1
BRANCH INSTRU	JCTIONS				
RJMP	k	Relative Jump	PÇ← PC + k + 1	None	2
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
ICALL		Indirect Call to (Z)	$PC \leftarrow Z$	None	3
RET		Subroutine Return	$PC \leftarrow STACK$	None	4
RETI		Interrupt Return	$PC \leftarrow STACK$	I	4



Instruction Set Summary (Continued)

Mnemonics	Operands	Description	OPERATION	Flags	#Cloc ks
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC \leftarrow PC + 2 or 3	None	1/2/ 3
CP	Rd,Rr	Compare	Rd - Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd - Rr - C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd - K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC \leftarrow PC + 2 or 3	None	1/2/ 3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC \leftarrow PC + 2 or 3	None	1/2/ 3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC \leftarrow PC + 2 or 3	None	1/2/ 3
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC \leftarrow PC + 2 or 3	None	1/2/ 3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then $PC \leftarrow PC+k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then $PC \leftarrow PC+k + 1$	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC \leftarrow PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC \leftarrow PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC \leftarrow PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC \leftarrow PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N V= 0) then PC \leftarrow PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N V= 1) then PC \leftarrow PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC \leftarrow PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC \leftarrow PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC \leftarrow PC + k+ 1		1/2
BRTC	k	Branch if T Flag Cleared	if $(T = 0)$ then $PC \leftarrow PC + k + 1$	None None	1/2
BRVS	k		if $(T = 0)$ then PC \leftarrow PC + k + 1		
	k	Branch if Overflow Flag is Set	if (V = 1) then PC \leftarrow PC + k + 1	None	1/2
BRVC		Branch if Overflow Flag is Cleared	if (V = 0) then PC \leftarrow PC + k + 1	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC \leftarrow PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC \leftarrow PC + k + 1	None	1/2
		Maur Datur og Dagistare		Nama	4
MOV	Rd, Rr	Move Between Registers	$Rd \leftarrow Rr$	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	(X)← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1$, (X) $\leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2



ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, (Y) $\leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	(Y + q) ← Rr	None	2





Instruction Set Summary (Continued)

Mnemonics	Operands	Description	OPERATION	Flags	#Cloc ks
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, (Z) $\leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM		Load Program Memory	R0 ← (Z)	None	3
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack STACK ← Rr		None	2
POP	Rd	Pop Register from Stack	$Rd \leftarrow STACK$	None	2
BIT AND BIT-TES	T INSTRUCTIONS				
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register			
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	Rd(0)←C,Rd(n+1)← Rd(n),C←Rd(7)	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	Rd(7)←C,Rd(n)← Rd(n+1),C←Rd(0)	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	Rd(n) ← Rd(n+1), n=06	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(3 0)	None	1
BSET	S	Flag Set	$SREG(s) \leftarrow 1$	SREG(s)	1
BCLR	S	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	Т	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	Ν	1
CLN		Clear Negative Flag	N ← 0	Ν	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	← 1	I	1
CLI		Global Interrupt Disable	.l← 0	I	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	Т	1
CLT		Clear T in SREG	T ← 0	Т	1
SEH		Set Half Carry Flag in SREG	H ← 1	Н	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	3
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1



Package Overall Dimensions





	А	A ₁	В	С	D	E	е	e ₂	Н	h	L	α
	mm											deg
												ree
mir	า 2.35	0.05	0.35	0.14	17.7	8.23	1.27	11.4	11.5	0.25	0.40	0
ma	x 3.05	0.35	0.50	0.32	18.5	8.90	(nom)	3 (nom)	12.7	0.75	1.27	8

SO - package MS-013AE

