# 8-BIT Microcontroller with 2K/4K bytes Build-in Programmable Flash 

## Description

The IN90S2333 is a low-power CMOS 8-bit microcontroller based on the AVR RISC architecture. By executing powerful instructions in a single clock cycle, the IN90S2333 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power
 consumption versus processing speed.

The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The AT90S2333/4433 provides the following features: $2 \mathrm{~K} / 4 \mathrm{~K}$ bytes of In-System Programmable Flash, 128/256 bytes EEPROM, 128 bytes SRAM, 20 general purpose I/O lines, 32 general purpose working registers, two flexible timer/counters with compare modes, internal and external interrupts, a programmable serial UART, 6-channel, 10-bit ADC, programmable Watchdog Timer with internal oscillator, an SPI serial port and two software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, timer/counters, SPI port and interrupt system to continue functioning. The Power Down mode saves the register contents but freezes the oscillator, disabling all other chip functions until the next interrupt or hardware reset.

The device is manufactured using Atmel's high density nonvolatile memory technology. The on-chip Flash program memory can be reprogrammed in-system through an SPI serial interface or by a conventional nonvolatile memory programmer. By combining a RISC 8-bit CPU with In-System Programmable Flash on a monolithic chip, the Atmel AT90S2333/4433 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications. The AT90S2333/4433 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

## Features

- High-performance and Low-power AVR ${ }^{\circledR}$ 8-bit RISC Architecture
- 118 Powerful Instructions - Most Single Cycle Execution
- $32 \times 8$ General Purpose Working Registers
- Up to 8 MIPS Throughput at 8 MHz
- Data and Nonvolatile Program Memory
- 2K/4K Bytes of In-System Programmable Flash Endurance 1,000 Write/Erase Cycles
- 128 Bytes of SRAM
- 128/256 Bytes of In-System Programmable EEPROM Endurance: 100,000 Write/Erase Cycles
- Programming Lock for Flash Program and EEPROM Data Security
- Peripheral Features
- One 8-bit Timer/Counter with Separate Prescaler
- Expanded 16-bit Timer/Counter with Separate Prescaler, Compare, Capture Modes and 8-, 9- or 10-bit PWM
- On-chip Analog Comparator
- Programmable Watchdog Timer with Separate On-chip Oscillator
- Programmable UART
- 6-channel, 10-bit ADC
- Master/Slave SPI Serial Interface
- Special Microcontroller Features
- Brown-Out Reset Circuit
- Enhanced Power-on Reset Circuit
- Low-Power Idle and Power Down Modes
- External and Internal Interrupt Sources
- Specifications
- Low-power, High-speed CMOS Process Technology
- Fully Static Operation
- Power Consumption at $4 \mathrm{MHz}, \mathbf{3 V}, 25^{\circ} \mathrm{C}$
- Active: 3.4 mA
- Idle Mode: 1.4 mA
- Power Down Mode: <1 $\mu \mathrm{A}$
- I/O and Packages
- 20 Programmable I/O Lines
- 28-pin PDIP and 32-pin TQFP
- Operating Voltage
- 2.7V - 6.0V (IN90LS2333)
- 4.0V-6.0V (IN90S2333)
- Speed Grades
- $\quad 0-4 \mathrm{MHz}$ (IN90LS2333)

0-8 MHz (IN90S2333)

Block Diagram


## Pin Descriptions

## VCC

Supply voltage

## GND

|  | $\checkmark$ |  |  |
| :---: | :---: | :---: | :---: |
| RESET | 1 | 28 | $\square \mathrm{PC5}(\mathrm{ADC5}$ ) |
| ( RXD ) PDO | 2 | 27 | $\square \mathrm{PC4}$ (ADC4 |
| (TXD) PD1- | 3 | 26 | -PC3 (ADC3) |
| (INT0) PD2 | 4 | 25 | $\square \mathrm{PC} 2(\mathrm{ADC} 2)$ |
| (INT1) PD3 | 5 | 24 | $\square \mathrm{PC1}(\mathrm{ADC1})$ |
| (T0) PD4 | 6 | 23 | $\square \mathrm{PCO}(\mathrm{ADCO})$ |
| VCC | 7 | 22 | $\square \mathrm{AGND}$ |
| GND | 8 | 21 | $\square$ AREF |
| XTAL1- | 9 | 20 | $\square \mathrm{AVCO}$ |
| XTAL2 | 10 | 19 | -Pb5 (SCK) |
| (T1) PD5 | 11 | 18 | $\square \mathrm{PB} 4$ (M1SO) |
| (AINO) PD6 | 12 | 17 | PPB3 (MOS) |
| (A1N1) PD7 | 13 | 16 | $\square \mathrm{PB2}$ ( $\overline{\mathrm{SS}}$ ) |
| (ICP) PB0 | 14 | 15 | $\square \mathrm{PB1}$ (0C1) |

## Port B (PB5..PB0)

Port B is a 6-bit bi-directional I/O port with internal pullup resistors.
The Port B output buffers can sink 20 mA . As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated.
Port B also serves the functions of various special features of the IN90S2333.
The port B pins are tristated when a reset condition becomes active, even if the clock is not running.

## Port C (PC5..PC0)

Port C is a 6-bit bi-directional I/O port with internal pullup resistors. The Port C output buffers can sink 20 mA . As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. Port $C$ also serves as the analog inputs to the A/D Converter.
The port C pins are tristated when a reset condition becomes active, even if the clock is not running.

## Port D (PD7..PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors. The Port D output buffers can sink 20 mA . As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated.
Port D also serves the functions of various special features of the IN90S2333
The port D pins are tristated when a reset condition becomes active, even if the clock is not running.

## RESET

Reset input. An external reset is generated by a low level on the RESET pin. Reset pulses longer than 50 ns will generate a reset, even if the clock is not running. Shorter pulses are not guaranteed to generate a reset.

## XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

## XTAL2

Output from the inverting oscillator amplifier
AVCC via a low-pass filter. See
This is the supply voltage pin for the A/D Converter. It should be externally connected to $\mathrm{V}_{\mathrm{CC}}$ Datasheet for details on operation of the ADC.

## AREF

This is the analog reference input for the A/D Converter. For ADC operations, a voltage in the range 2.7 V to AVCC must be applied to this pin.

## AGND

If the board has a separate analog ground plane, this pin should be connected to this ground plane. Otherwise, connect to GND.

## Architectural Overview

The fast-access register file concept contains $32 \times 8$-bit general purpose working registers with a single clock cycle access time. This means that during one single clock cycle, one Arithmetic Logic Unit (ALU) operation is executed. Two operands are output from the register file, the operation is executed, and the result is stored back in the register file - in one clock cycle.
Six of the 32 registers can be used as three 16 -bits indirect address register pointers for Data Space addressing - enabling efficient address calculations. One of the three address pointers is also used as the address pointer for the constant table look up function. These added function registers are the 16 -bits X register, Y-register and Z-register.

The ALU supports arithmetic and logic functions between registers or between a constant and a register. Single register operations are also executed in the ALU. In addition to the register operation, the conventional memory addressing modes can be used on the register file as well. This is enabled by the fact that the register file is assigned the 32 lowermost Data Space addresses ( $\$ 00-\$ 1 F)$, allowing them to be accessed as though they were ordinary memory locations.

AVR IN90S2333 Architecture


The I/O memory space contains 64 addresses for CPU peripheral functions as Control Registers, Timer/Counters, A/D-converters, and other I/O functions. The I/O Memory can be accessed directly, or as the Data Space locations following those of the register file, \$20-\$5F.
The AVR uses a Harvard architecture concept - with separate memories and buses for program and data. The program memory is executed with a two stage pipeline. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This concept enables instructions to be executed in every clock cycle.
The program memory is In-System Programmable Flash memory.
With the relative jump and call instructions, the whole $1 \mathrm{~K} / 2 \mathrm{~K}$ word address space is directly accessed. Most AVR instructions have a single 16-bit word format. Every program memory address contains a 16or 32-bit instruction.
During interrupts and subroutine calls, the return address program counter (PC) is stored on the stack. The stack is effectively allocated in the general data SRAM, and consequently the stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the SP in the reset routine (before subroutines or interrupts are executed). The 8-bit stack pointer SP is read/write accessible in the I/O space.
The 128 bytes data SRAM can be easily accessed through the five different addressing modes supported in the AVR architecture.
The memory spaces in the AVR architecture are all linear and regular memory maps.
Memory Map

Program Memory

$\$ 000$

\$3FF/ \$7FF

A flexible interrupt module has its control registers in the I/O space with an additional global interrupt enable bit in the status register. All the different interrupts have a separate interrupt vector in the interrupt vector table at the beginning of the program memory. The different interrupts have priority in accordance with their interrupt vector position. The lower the interrupt vector address, the higher the priority.

Register Summary

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$3F (\$5F) | SREG | 1 | T | H | S | V | N | Z | C |
| \$3E (\$5E) | Reserved | - | - | - | - | - | - | - | - |
| \$3D (\$5D) | SP | SP7 | SP6 | SP5 | SP4 | SP3 | SP2 | SP1 | SPO |
| \$3C (\$5C) | Reserved |  |  |  |  |  |  |  |  |
| \$3B (\$5B) | GIMSK | INT1 | INT0 | - | - | - | - | - | - |
| \$3A (\$5A) | GIFR | INTF1 | INTF0 |  |  |  |  |  |  |
| \$39 (\$59) | TIMSK | TOIE1 | OCIE1 | - | - | TICIE1 | - | TOIEO | - |
| \$38 (\$58) | TIFR | TOV1 | OCF1 | - | - | ICF1 | - | TOV0 | - |
| \$37 (\$57) | Reserved |  |  |  |  |  |  |  |  |
| \$36 (\$56) | Reserved |  |  |  |  |  |  |  |  |
| \$35 (\$55) | MCUCR | - |  | SE | SM | ISC11 | ISC10 | ISC01 | ISC00 |
| \$34 (\$54) | MCUSR | - | - | - | - | WDRF | BORF | EXTRF | PORF |
| \$33 (\$53) | TCCRO | - | - | - | - | - | CS02 | CS01 | CSOO |
| \$32 (\$52) | TCNT0 | Timer/Counter0 (8 Bits) |  |  |  |  |  |  |  |
| \$31 (\$51) | Reserved |  |  |  |  |  |  |  |  |
| \$30 (\$50) | Reserved |  |  |  |  |  |  |  |  |
| \$2F (\$4F) | TCCR1A | $\begin{gathered} \text { COM1 } \\ 1 \\ \hline \end{gathered}$ | COM10 | - | - | - | - | PWM11 | PWM10 |
| \$2E (\$4E) | TCCR1B | ICNC1 | ICES1 | - | - | CTC1 | CS12 | CS11 | CS10 |
| \$2D (\$4D) | TCNT1H | Timer/Counter1 - Counter Register High Byte |  |  |  |  |  |  |  |
| \$2C (\$4C) | TCNT1L | Timer/Counter1 - Counter Register Low Byte |  |  |  |  |  |  |  |
| \$2B (\$4B) | OCR1H | Timer/Counter1- Output Compare Register High Byte |  |  |  |  |  |  |  |
| \$2A (\$4A) | OCR1L | Timer/Counter1 - Output Compare Register Low Byte |  |  |  |  |  |  |  |
| \$29 (\$49) | Reserved |  |  |  |  |  |  |  |  |
| \$28 (\$48) | Reserved |  |  |  |  |  |  |  |  |
| \$27 (\$47) | ICR1H | Timer/Counter1 - Input Capture Register High Byte |  |  |  |  |  |  |  |
| \$26 (\$46) | ICR1L | Timer/Counter1 - Input Capture Register Low Byte |  |  |  |  |  |  |  |
| \$25 (\$45) | Reserved |  |  |  |  |  |  |  |  |
| \$24 (\$44) | Reserved |  |  |  |  |  |  |  |  |
| \$23 (\$43) | Reserved |  |  |  |  |  |  |  |  |
| \$22 (\$42) | Reserved |  |  |  |  |  |  |  |  |
| \$21 (\$41) | WDTCR | - | - | - | WDTOE | WDE | WDP2 | WDP1 | WDP0 |
| \$20 (\$40) | Reserved |  |  |  |  |  |  |  |  |
| \$1F (\$3F) | Reserved |  |  |  |  |  |  |  |  |
| \$1E (\$3E) | EEAR | EEPROM Address Register |  |  |  |  |  |  |  |
| \$1D (\$3D) | EEDR | EEPROM Data Register |  |  |  |  |  |  |  |
| \$1C (\$3C) | EECR | - | - | - | - | EERIE | EEMWE | EEWE | EERE |
| \$1B (\$3B) | Reserved |  |  |  |  |  |  |  |  |
| \$1A (\$3A) | Reserved |  |  |  |  |  |  |  |  |
| \$19 (\$39) | Reserved |  |  |  |  |  |  |  |  |
| \$18(\$38) | PORTB | - | - | PORTB5 | PORTB4 | PORTB3 | PORTB2 | PORTB1 | PORTB0 |
| \$17 (\$37) | DDRB | - | - | DDB5 | DDB4 | DDB3 | DDB2 | DDB1 | DDB0 |
| \$16 (\$36) | PINB | - | - | PINB5 | PINB4 | PINB3 | PINB2 | PINB1 | PINB0 |
| \$15 (\$35) | PORTC | - | - | PORTC5 | PORTC4 | PORTC3 | PORTC2 | PORTC1 | PORTC0 |
| \$14 (\$34) | DDRC | - | - | DDC5 | DDC4 | DDC3 | DDC2 | DDC1 | DDC0 |
| \$13 (\$33) | PINC | - | - | PINC5 | PINC4 | PINC3 | PINC2 | PINC1 | PINC0 |
| \$12 (\$32) | PORTD | $\begin{gathered} \text { PORT } \\ \text { D7 } \\ \hline \end{gathered}$ | PORTD6 | PORTD5 | PORTD4 | PORTD3 | PORTD2 | PORTD1 | PORTD0 |
| \$11(\$31) | DDRD | DDD7 | DDD6 | DDD5 | DDD4 | DDD3 | DDD2 | DDD1 | DDD0 |
| \$10 (\$30) | PIND | PIND7 | PIND6 | PIND5 | PIND4 | PIND3 | PIND2 | PIND1 | PINDO |
| \$0F (\$2F) | SPDR | SPI Data Register |  |  |  |  |  |  |  |
| \$0E (\$2E) | SPSR | SPIF | WCOL | - | - | - | - | - | - |
| \$0D (\$2D) | SPCR | SPIE | SPE | DORD | MSTR | CPOL | CPHA | SPR1 | SPR0 |
| \$0C (\$2C) | UDR | UART I/O Data Register |  |  |  |  |  |  |  |

Register Summary (Continued)

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$0B (\$2B) | UCSRA | RXC | TXC | UDRE | FE | OR | - | - | - |
| \$0A (\$2A) | UCSRB | RXCIE | TXCIE | UDRIE | RXEN | TXEN | CHR9 | RXB8 | TXB8 |
| \$09 (\$29) | UBRR | UART Baud Rate Register |  |  |  |  |  |  |  |
| \$08 (\$28) | ACSR | ACD | AINBG | ACO | ACl | ACIE | ACIC | ACIS1 | ACIS0 |
| \$07 (\$27) | ADMUX | - | ADCBG | - | - | - | MUX2 | MUX1 | MUXO |
| \$06 (\$26) | ADCSR | ADEN | ADSC | ADFR | ADIF | ADIE | ADPS2 | ADPS1 | ADPS0 |
| \$05 (\$25) | ADCH | - | - | - | - | - | - | ADC9 | ADC8 |
| \$04 (\$24) | ADCL | ADC7 | ADC6 | ADC5 | ADC4 | ADC3 | ADC2 | ADC1 | ADC0 |
| \$03 (\$23) | UBRRHI |  |  |  |  | UART Baud Rate Register High |  |  |  |
| \$02 (\$22) | Reserved |  |  |  |  |  |  |  |  |
| \$01 (\$21) | Reserved |  |  |  |  |  |  |  |  |
| \$00 (\$20) | Reserved |  |  |  |  |  |  |  |  |

Notes: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
2. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers $\$ 00$ to $\$ 1 F$ only.

## Instruction Set Summary

| Mnemonics | Operands | Description | Operation | Flags | \#Cloc ks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC AND LOGIC INSTRUCTIONS |  |  |  |  |  |
| ADD | Rd, Rr | Add two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}+\mathrm{Rr}$ | $\mathrm{Z}, \mathrm{C}, \mathrm{N}, \mathrm{V}, \mathrm{H}$ | 1 |
| ADC | Rd, Rr | Add with Carry two Registers | $R d \leftarrow R d+R r+C$ | $\mathrm{Z}, \mathrm{C}, \mathrm{N}, \mathrm{V}, \mathrm{H}$ | 1 |
| ADIW | Rdl, K | Add Immediate to Word | Rdh:RdI $\leftarrow$ Rdh: $\mathrm{Rdl}+\mathrm{K}$ | Z,C,N,V,S | 2 |
| SUB | Rd , Rr | Subtract two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{Rr}$ | $\mathrm{Z}, \mathrm{C}, \mathrm{N}, \mathrm{V}, \mathrm{H}$ | 1 |
| SUBI | Rd, K | Subtract Constant from Register | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{K}$ | $\mathrm{Z}, \mathrm{C}, \mathrm{N}, \mathrm{V}, \mathrm{H}$ | 1 |
| SBC | Rd, Rr | Subtract with Carry two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{Rr}-\mathrm{C}$ | $\mathrm{Z}, \mathrm{C}, \mathrm{N}, \mathrm{V}, \mathrm{H}$ | 1 |
| SBCI | Rd, K | Subtract with Carry Constant from Reg. | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{K}-\mathrm{C}$ | Z, C,N,V,H | 1 |
| SBIW | RdI, K | Subtract Immediate from Word | Rdh:Rdl $\leftarrow$ Rdh:Rdl - K | Z,C,N,V,S | 2 |
| AND | Rd, Rr | Logical AND Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{Rr}$ | Z,N,V | 1 |
| ANDI | Rd, K | Logical AND Register and Constant | $\mathrm{Rd} \leftarrow \mathrm{Rd}$. K | Z,N,V | 1 |
| OR | Rd, Rr | Logical OR Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd} \vee \mathrm{Rr}$ | Z,N,V | 1 |
| ORI | Rd, K | Logical OR Register and Constant | $\mathrm{Rd} \leftarrow \mathrm{\leftarrow d} \mathrm{v}$ K | Z,N,V | 1 |
| EOR | Rd, Rr | Exclusive OR Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd} \oplus \mathrm{Rr}$ | Z,N,V | 1 |
| COM | Rd | One's Complement | $\mathrm{Rd} \leftarrow$ \$FF-Rd | Z,C,N,V | 1 |
| NEG | Rd | Two's Complement | $\mathrm{Rd} \leftarrow \$ 00-\mathrm{Rd}$ | $\mathrm{Z}, \mathrm{C}, \mathrm{N}, \mathrm{V}, \mathrm{H}$ | 1 |
| SBR | Rd, K | Set Bit(s) in Register | $\mathrm{Rd} \leftarrow \mathrm{Rd}$ v K | Z,N,V | 1 |
| CBR | Rd, K | Clear Bit(s) in Register | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet($ ( $\mathrm{FF}-\mathrm{K}$ ) | Z,N,V | 1 |
| INC | Rd | Increment | $\mathrm{Rd} \leftarrow \mathrm{Rd}+1$ | Z,N,V | 1 |
| DEC | Rd | Decrement | $\mathrm{Rd} \leftarrow \mathrm{Rd}-1$ | Z,N,V | 1 |
| TST | Rd | Test for Zero or Minus | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{Rd}$ | Z,N,V | 1 |
| CLR | Rd | Clear Register | $\mathrm{Rd} \leftarrow \mathrm{Rd} \oplus \mathrm{Rd}$ | Z,N,V | 1 |
| SER | Rd | Set Register | $\mathrm{Rd} \leftarrow$ \$FF | None | 1 |
| BRANCH INSTRUCTIONS |  |  |  |  |  |
| RJMP | k | Relative Jump | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 2 |
| IJMP |  | Indirect Jump to (Z) | $\mathrm{PC} \leftarrow \mathrm{Z}$ | None | 2 |
| RCALL | k | Relative Subroutine Call | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 3 |
| ICALL |  | Indirect Call to (Z) | $\mathrm{PC} \leftarrow \mathrm{Z}$ | None | 3 |
| RET |  | Subroutine Return | $\mathrm{PC} \leftarrow$ STACK | None | 4 |
| RETI |  | Interrupt Return | $\mathrm{PC} \leftarrow$ STACK | 1 | 4 |

Instruction Set Summary (Continued)

| Mnemonics | Operands | Description | OPERATION | Flags | \#Cloc ks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CPSE | Rd,Rr | Compare, Skip if Equal | if $(\mathrm{Rd}=\mathrm{Rr}) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | $\begin{aligned} & 1 / 2 / \\ & 3 \\ & \hline \end{aligned}$ |
| CP | Rd, Rr | Compare | Rd - Rr | Z, N,V,C,H | 1 |
| CPC | $\mathrm{Rd}, \mathrm{Rr}$ | Compare with Carry | Rd-Rr-C | Z, N,V,C,H | 1 |
| CPI | Rd, K | Compare Register with Immediate | Rd-K | Z, N,V,C,H | 1 |
| SBRC | $\mathrm{Rr}, \mathrm{b}$ | Skip if Bit in Register Cleared | if $(\operatorname{Rr}(\mathrm{b})=0) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | $\begin{aligned} & 1 / 2 / \\ & 3 \\ & \hline \end{aligned}$ |
| SBRS | $\mathrm{Rr}, \mathrm{b}$ | Skip if Bit in Register is Set | if $(\operatorname{Rr}(\mathrm{b})=1) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | $\begin{aligned} & 1 / 2 / \\ & 3 \end{aligned}$ |
| SBIC | P, b | Skip if Bit in I/O Register Cleared | if $(\mathrm{P}(\mathrm{b})=0) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | $\begin{aligned} & 1 / 2 / \\ & 3 \\ & \hline \end{aligned}$ |
| SBIS | P, b | Skip if Bit in I/O Register is Set | if $(P(b)=1) P C \leftarrow P C+2$ or 3 | None | $\begin{aligned} & 1 / 2 / \\ & 3 \\ & \hline \end{aligned}$ |
| BRBS | s, k | Branch if Status Flag Set | $1^{\text {if }(\text { SREG }(s)=1) \text { then } \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+}$ | None | $1 / 2$ |
| BRBC | s, k | Branch if Status Flag Cleared | $1^{\text {if }(\text { SREG }(s)=0) \text { then } \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+}$ | None | $1 / 2$ |
| BREQ | k | Branch if Equal | if $(Z=1)$ then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRNE | k | Branch if Not Equal | if $(Z=0)$ then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRCS | k | Branch if Carry Set | if $(C=1)$ then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRCC | k | Branch if Carry Cleared | if ( $C=0$ ) then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRSH | k | Branch if Same or Higher | if ( $C=0)$ then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRLO | k | Branch if Lower | if ( $C=1$ ) then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRMI | k | Branch if Minus | if $(\mathrm{N}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRPL | k | Branch if Plus | if ( $\mathrm{N}=0$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRGE | k | Branch if Greater or Equal, Signed | if ( $\mathrm{N} \quad \mathrm{V}=0$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRLT | k | Branch if Less Than Zero, Signed | if ( $\mathrm{N} \quad \mathrm{V}=1$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRHS | k | Branch if Half Carry Flag Set | if $(H=1)$ then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRHC | k | Branch if Half Carry Flag Cleared | if ( $H=0)$ then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRTS | k | Branch if T Flag Set | if ( $\mathrm{T}=1$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | $1 / 2$ |
| BRTC | k | Branch if T Flag Cleared | if ( $T=0$ ) then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRVS | k | Branch if Overflow Flag is Set | if $(\mathrm{V}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRVC | k | Branch if Overflow Flag is Cleared | if $(V=0)$ then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRIE | k | Branch if Interrupt Enabled | if $(I=1)$ then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRID | k | Branch if Interrupt Disabled | if $(\mathrm{I}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | $1 / 2$ |
| DATA TRANSFER INSTRUCTIONS |  |  |  |  |  |
| MOV | Rd, Rr | Move Between Registers | $\mathrm{Rd} \leftarrow \mathrm{Rr}$ | None | 1 |
| LDI | Rd, K | Load Immediate | $\mathrm{Rd} \leftarrow \mathrm{K}$ | None | 1 |
| LD | Rd, X | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{X})$ | None | 2 |
| LD | Rd, $\mathrm{X}+$ | Load Indirect and Post-Inc. | $\mathrm{Rd} \leftarrow(\mathrm{X}), \mathrm{X} \leftarrow \mathrm{X}+1$ | None | 2 |
| LD | Rd, - X | Load Indirect and Pre-Dec. | $X \leftarrow X-1, R d \leftarrow(X)$ | None | 2 |
| LD | Rd, Y | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{Y})$ | None | 2 |
| LD | Rd, $\mathrm{Y}+$ | Load Indirect and Post-Inc. | $\mathrm{Rd} \leftarrow(\mathrm{Y}), \mathrm{Y} \leftarrow \mathrm{Y}+1$ | None | 2 |
| LD | Rd, - Y | Load Indirect and Pre-Dec. | $\mathrm{Y} \leftarrow \mathrm{Y}-1, \mathrm{Rd} \leftarrow(\mathrm{Y})$ | None | 2 |
| LDD | Rd, $\mathrm{Y}+\mathrm{q}$ | Load Indirect with Displacement | $\mathrm{Rd} \leftarrow(\mathrm{Y}+\mathrm{q})$ | None | 2 |
| LD | Rd, Z | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{Z})$ | None | 2 |
| LD | Rd, $\mathbf{Z}^{+}$ | Load Indirect and Post-Inc. | $\mathrm{Rd} \leftarrow(\mathrm{Z}), \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None | 2 |
| LD | Rd, -Z | Load Indirect and Pre-Dec. | $\mathrm{Z} \leftarrow \mathrm{Z}-1, \mathrm{Rd} \leftarrow(\mathrm{Z})$ | None | 2 |
| LDD | Rd, $\mathrm{Z}+\mathrm{q}$ | Load Indirect with Displacement | $\mathrm{Rd} \leftarrow(\mathrm{Z}+\mathrm{q})$ | None | 2 |
| LDS | Rd, k | Load Direct from SRAM | $\mathrm{Rd} \leftarrow(\mathrm{k})$ | None | 2 |
| ST | $\mathrm{X}, \mathrm{Rr}$ | Store Indirect | $(\mathrm{X}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | $\mathrm{X}+\mathrm{Rr}$ | Store Indirect and Post-Inc. | $(X) \leftarrow \operatorname{Rr}, \mathrm{X} \leftarrow \mathrm{X}+1$ | None | 2 |
| ST | - $\mathrm{X}, \mathrm{Rr}$ | Store Indirect and Pre-Dec. | $X \leftarrow X-1,(X) \leftarrow \operatorname{Rr}$ | None | 2 |
| ST | Y, Rr | Store Indirect | $(\mathrm{Y}) \leftarrow \mathrm{Rr}$ | None | 2 |

IN90S2333DW, IN90LS2333DW,

| $S T$ | $\mathrm{Y}+, \mathrm{Rr}$ | Store Indirect and Post-Inc. | $(\mathrm{Y}) \leftarrow \mathrm{Rr}, \mathrm{Y} \leftarrow \mathrm{Y}+1$ | None | 2 |
| :--- | :--- | :--- | :--- | :---: | :---: |
| ST | $-\mathrm{Y}, \mathrm{Rr}$ | Store Indirect and Pre-Dec. | $\mathrm{Y} \leftarrow \mathrm{Y}-1,(\mathrm{Y}) \leftarrow \mathrm{Rr}$ | None | 2 |
| STD | $\mathrm{Y}+\mathrm{q}, \mathrm{Rr}$ | Store Indirect with Displacement | $(\mathrm{Y}+\mathrm{q}) \leftarrow \mathrm{Rr}$ | None | 2 |

Instruction Set Summary (Continued)

| Mnemonics | Operands | Description | OPERATION | Flags | \#Cloc ks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ST | Z, Rr | Store Indirect | $(\mathrm{Z}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | Z+, Rr | Store Indirect and Post-Inc. | $(\mathrm{Z}) \leftarrow \mathrm{Rr}, \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None | 2 |
| ST | -Z, Rr | Store Indirect and Pre-Dec. | $\mathrm{Z} \leftarrow \mathrm{Z}-1,(\mathrm{Z}) \leftarrow \mathrm{Rr}$ | None | 2 |
| STD | $\mathrm{Z}+\mathrm{q}, \mathrm{Rr}$ | Store Indirect with Displacement | $(Z+q) \leftarrow R \mathrm{r}$ | None | 2 |
| STS | k, Rr | Store Direct to SRAM | $(\mathrm{k}) \leftarrow \mathrm{Rr}$ | None | 2 |
| LPM |  | Load Program Memory | $\mathrm{R} 0 \leftarrow(\mathrm{Z})$ | None | 3 |
| IN | Rd, P | In Port | $\mathrm{Rd} \leftarrow \mathrm{P}$ | None | 1 |
| OUT | $\mathrm{P}, \mathrm{Rr}$ | Out Port | $\mathrm{P} \leftarrow \mathrm{Rr}$ | None | 1 |
| PUSH | Rr | Push Register on Stack | STACK $\leftarrow \mathrm{Rr}$ | None | 2 |
| POP | Rd | Pop Register from Stack | $\mathrm{Rd} \leftarrow$ STACK | None | 2 |
| BIT AND BIT-TEST INSTRUCTIONS |  |  |  |  |  |
| SBI | P, b | Set Bit in I/O Register | $\mathrm{l} / \mathrm{O}(\mathrm{P}, \mathrm{b}) \leftarrow 1$ | None | 2 |
| CBI | P, b | Clear Bit in I/O Register | $l / O(P, b) \leftarrow 0$ | None | 2 |
| LSL | Rd | Logical Shift Left | $\mathrm{Rd}(\mathrm{n}+1) \leftarrow \mathrm{Rd}(\mathrm{n}), \mathrm{Rd}(0) \leftarrow 0$ | Z,C,N,V | 1 |
| LSR | Rd | Logical Shift Right | $\mathrm{Rd}(\mathrm{n}) \leftarrow \mathrm{Rd}(\mathrm{n}+1), \mathrm{Rd}(7) \leftarrow 0$ | Z,C,N,V | 1 |
| ROL | Rd | Rotate Left Through Carry | $\begin{gathered} \mathrm{Rd}(0) \leftarrow \mathrm{C}, \mathrm{Rd}(\mathrm{n}+1) \leftarrow \\ \mathrm{Rd}(\mathrm{n}), \mathrm{C} \leftarrow \operatorname{Rd}(7) \\ \hline \end{gathered}$ | Z,C,N,V | 1 |
| ROR | Rd | Rotate Right Through Carry | $\begin{array}{r} \operatorname{Rd}(7) \leftarrow \mathrm{C}, \operatorname{Rd}(\mathrm{n}) \leftarrow \\ \mathrm{Rd}(\mathrm{n}+1), \mathrm{C} \leftarrow \operatorname{Rd}(0) \\ \hline \end{array}$ | Z,C,N,V | 1 |
| ASR | Rd | Arithmetic Shift Right | $\mathrm{Rd}(\mathrm{n}) \leftarrow \mathrm{Rd}(\mathrm{n}+1), \mathrm{n}=0 . .6$ | Z,C,N,V | 1 |
| SWAP | Rd | Swap Nibbles | $0_{0} \operatorname{Rd}(3 . .0) \leftarrow \operatorname{Rd}(7 . .4), \operatorname{Rd}(7 . .4) \leftarrow \operatorname{Rd}(3 .$ | None | 1 |
| BSET | s | Flag Set | SREG(s) $\leftarrow 1$ | SREG(s) | 1 |
| BCLR | s | Flag Clear | SREG(s) $\leftarrow 0$ | SREG(s) | 1 |
| BST | $\mathrm{Rr}, \mathrm{b}$ | Bit Store from Register to $T$ | $\mathrm{T} \leftarrow \operatorname{Rr}(\mathrm{b})$ | T | 1 |
| BLD | Rd, b | Bit load from T to Register | $\operatorname{Rd}(\mathrm{b}) \leftarrow \mathrm{T}$ | None | 1 |
| SEC |  | Set Carry | $C \leftarrow 1$ | C | 1 |
| CLC |  | Clear Carry | $\mathrm{C} \leftarrow 0$ | C | 1 |
| SEN |  | Set Negative Flag | $N \leftarrow 1$ | N | 1 |
| CLN |  | Clear Negative Flag | $N \leftarrow 0$ | N | 1 |
| SEZ |  | Set Zero Flag | $\mathrm{Z} \leftarrow 1$ | Z | 1 |
| CLZ |  | Clear Zero Flag | $\mathrm{Z} \leftarrow 0$ | Z | 1 |
| SEI |  | Global Interrupt Enable | $1 \leftarrow 1$ | 1 | 1 |
| CLI |  | Global Interrupt Disable | $1 \leftarrow 0$ | 1 | 1 |
| SES |  | Set Signed Test Flag | $S \leftarrow 1$ | S | 1 |
| CLS |  | Clear Signed Test Flag | $S \leftarrow 0$ | S | 1 |
| SEV |  | Set Twos Complement Overflow. | $\mathrm{V} \leftarrow 1$ | V | 1 |
| CLV |  | Clear Twos Complement Overflow | $V \leftarrow 0$ | V | 1 |
| SET |  | Set T in SREG | $T \leftarrow 1$ | T | 1 |
| CLT |  | Clear T in SREG | $\mathrm{T} \leftarrow 0$ | T | 1 |
| SEH |  | Set Half Carry Flag in SREG | $\mathrm{H} \leftarrow 1$ | H | 1 |
| CLH |  | Clear Half Carry Flag in SREG | $\mathrm{H} \leftarrow 0$ | H | 1 |
| NOP |  | No Operation |  | None | 1 |
| SLEEP |  | Sleep | (see specific descr. for Sleep function) | None | 3 |
| WDR |  | Watchdog Reset | (see specific descr. for WDR/timer) | None | 1 |

Package Overall Dimensions


|  | A | $\mathrm{A}_{1}$ | B | C | D | E | e | $\mathrm{e}_{2}$ | H | h | L | $\alpha$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm |  |  |  |  |  |  |  |  |  |  |  | deg ree |
| min | 2.35 | 0.05 | 0.35 | 0.14 | 17.7 | 8.23 | 1.27 | 11.4 | 11.5 | 0.25 | 0.40 | 0 |
| max | 3.05 | 0.35 | 0.50 | 0.32 | 18.5 | 8.90 | (nom ) | $\begin{gathered} 3 \\ \text { (nom } \end{gathered}$ | 12.7 | 0.75 | 1.27 | 8 |

SO - package MS-013AE

