

PRELIMINARY

PSoC® 6 MCU: PSoC 63 with BLE

Programmable System-on-Chip (PSo0

General Description

PSoC® is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with ARM® Cortex™ CPUs (single and multi-core). The PSoC 63 product family, based on an ultra low-power 40-nm platform, is a combination of a dual-core microcontroller with low-power Flash technology and digital programmable logic, high-performance analog-to-digital and digital-to-analog conversion, low-power comparators, and standard communication and timing peripherals. The PSoC 63 family provides wireless connectivity with BLE 5.0 compliance.

Features

32-bit Dual Core CPU Subsystem

- 150-MHz ARM Cortex-M4F CPU with single-cycle multiply (Floating Point and Memory Protection Unit)
- 100-MHz Cortex M0+ CPU
- User-selectable core logic operation at either 1.1 V or 0.9 V
- Inter-processor communication supported in hardware
- 8 KB 4-way set-associative Instruction Caches for the M4 and M0+ CPUs respectively
- Active CPU power consumption slope with 1.1-V core operation for the Cortex M4 is 40 µA/MHz and 20 µA/MHz for the Cortex M0+, both at 3.3-V chip supply voltage with the internal buck regulator
- Active CPU power consumption slope with 0.9-V core operation for the Cortex M4 is 26 µA/MHz and 17 µA/MHz for the Cortex M0+, both at 3.3-V chip supply voltage with the internal buck regulator
- Two DMA controllers with 16 channels each

Flash Memory Sub-system

- 1 MB Application Flash with 32-KB EEPROM area and 32-KB Secure Flash
- 128-bit wide Flash accesses reduce power
- Flash Read-While-Write (RWW) allows updating the Flash while executing from it
- SRAM with Selectable Retention Granularity
- 288-KB integrated SRAM
- 32-KB retention boundaries (can retain 32K to 288K in 32K increments)
- One-Time-Programmable (OTP) E-Fuse memory for validation and security

Bluetooth Low Energy (Bluetooth Smart) BT 4.2 Subsystem

- 2.4-GHz RF transceiver with 50-Ω antenna drive
- Digital PHY
- Link Layer engine supporting master and slave modes
- Programmable output power: up to 4 dBm
- RX sensitivity: -95 dBm
- RSSI: 1-dB resolution
- 4.2 mA TX (0 dBm) and 4.4 mA RX (2 Mbps) current with 3.3-V battery and internal SIMO Buck converter
- Link Layer engine supports four connections simultaneously
- Supports 2 Mbps LE data rate

Low-Power 1.7-V to 3.6-V Operation

- Active, Low-power Active, Sleep, Low-power Sleep, Deep Sleep, and Hibernate modes for fine-grained power management
- Deep Sleep mode current with 64K SRAM retention is 7 µA with 3.3-V external supply and internal buck
- On-chip Single-In Multiple Out (SIMO) DC-DC Buck converter, <1 µA quiescent current
- Backup domain with 64 bytes of memory and Real-Time-Clock

Flexible Clocking Options

- On-chip crystal oscillators (High-speed, 4 to 33 MHz, and Watch crystal, 32 kHz)
- Phase Locked Loop (PLL) for multiplying clock frequencies
- 8 MHz Internal Main Oscillator (IMO) with ±1% accuracy
- Ultra low-power 32 kHz Internal Low-speed Oscillator (ILO) with ±10% accuracy
- IMO can be locked to 32 kHz WCO input for better accuracy
- Frequency Locked Loop (FLL) for multiplying IMO frequency

Serial Communication

■ Nine independent run-time reconfigurable serial communication blocks (SCBs), each is software configurable as I²C, SPI, or UART

Timing and Pulse-Width Modulation

- Thirty-two 16-bit Timer/Counter Pulse-Width Modulator (TCPWM) blocks
- Center-aligned, Edge, and Pseudo-random modes
- Comparator-based triggering of Kill signals

Up to 78 Programmable GPIOs

- Drive modes, strengths, and slew rates are programmable
- Six overvoltage tolerant (OVT) pins

Packages

■ 116-BGA and 104-MCSP packages with PSoC 6 and BLE Radio

Errata: For information on silicon errata, see "Errata" on page 57. Details include trigger conditions, devices affected, and proposed workaround.

Cypress Semiconductor Corporation Document Number: 002-18787 Rev. *B

Revised September 27, 2017





Audio Subsystem

- I2S Interface; up to 192 kilosamples (ksps) Word Clock
- Two PDM channels for stereo digital microphones

QSPI Interface

- Execute-In-Place (XIP) from external Quad SPI Flash
- On-the-fly encryption and decryption
- 4 KB QSPI cache for greater XIP performance with lower power
- Supports 1, 2, 4, and Dual-Quad interfaces

Programmable Analog

- 12-bit 1 Msps SAR ADC with differential and single-ended modes and 16-Channel Sequencer with signal averaging
- One 12-bit voltage mode DAC with < 5-µs settling time
- Two opamps with low-power operation modes
- Two low-power comparators that operate in Deep Sleep and Hibernate modes.
- Built-in temp sensor connected to ADC

Programmable Digital

- 12 programmable logic blocks, each with 8 Macrocells and an 8-bit data path (called universal digital blocks or UDBs)
- Usable as drag-and-drop Boolean primitives (gates, registers), or as Verilog programmable blocks
- Cypress-provided peripheral component library using UDBs to implement functions such as Communication peripherals (for example, LIN, UART, SPI, I²C, S/PDIF and other protocols), Waveform Generators, Pseudo-Random Sequence (PRS) generation, and many other functions.
- Smart I/O (Programmable I/O) blocks enable Boolean operations on signals coming from, and going to, GPIO pins
- Two ports with Smart_IO blocks, capability are provided; these are available during Deep Sleep

Capacitive Sensing

- Cypress Capacitive Sigma-Delta (CSD) provides best-in-class SNR, liquid tolerance, and proximity sensing
- Mutual Capacitance sensing (Cypress CSX) with dynamic usage of both Self and Mutual sensing
- Wake on Touch with very low current
- Cypress-supplied software component makes capacitive sensing design fast and easy
- Automatic hardware tuning (SmartSense[™])

Energy Profiler

- Block that provides history of time spent in different power modes
- Allows software energy profiling to observe and optimize energy consumption

PSoC Creator Design Environment

- Integrated Development Environment provides schematic design entry and build (with analog and digital automatic routing) and code development and debugging
- Applications Programming Interface (API Component) for all fixed-function and programmable peripherals
- Bluetooth Smart Component (BLE4.2 compliant protocol stack) with Application level function calls and Profiles

Industry-Standard Tool Compatibility

- After schematic entry, development can be done with ARM-based industry-standard development tools
- Configure in PSoC Creator and export to ARM/Keil or IAR IDEs for code development and debugging
- Supports industry standard ARM Trace Emulation Trace Module

Security Built into Platform Architecture

- Multi-faceted secure architecture based on ROM-based root of trust
- Secure Boot uninterruptible until system protection attributes are established
- Authentication during boot using hardware hashing
- Step-wise authentication of execution images
- Secure execution of code in execute-only mode for protected routines
- All Debug and Test ingress paths can be disabled

Cryptography Accelerators

- Hardware acceleration for Symmetric and Asymmetric cryptographic methods (AES, 3DES, RSA, and ECC) and Hash functions (SHA-512, SHA-256)
- True Random Number Generator (TRNG) function



PRELIMINARY



Contents

Blocks and Functionality	4
Functional Definition	5
CPU and Memory Subsystem	5
System Resources	5
BLE Radio and Subsystem	6
Analog Blocks	6
Programmable Digital	7
Fixed-Function Digital	7
GPIO	8
Special-Function Peripherals	8
Pinouts	9
Power	19
Development Support	21
Documentation	21
Online	21
Tools	21
Electrical Specifications	22
Absolute Maximum Ratings	22
Device-Level Specifications	

Analog Peripherals	27
Digital Peripherals	35
Memory	
System Resources	38
Ordering Information	49
Packaging	51
Acronyms	
Document Conventions	
Units of Measure	
Errata	57
Revision History	62
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	63
Cypress Developer Community	
Technical Support	



Blocks and Functionality

The PSoC 63 block diagram is shown in Figure 1. There are five major subsystems: CPU subsystem, BLE subsystem, system resources, peripheral blocks, and I/O subsystem.

CPU Subsystem PSoC 63 SWJ/ETM/ITM/CTI SWJ/MTB/CT CRYPTO Cortex M4 FLASH 1024+32 KB SRAM 9x 32 KB Cortex M0+ DMA 150 MHz (1.1V) 50 MHz (0.9V) 2x 16 Ch $\widehat{\mathbb{U}}$ System Interconnect (Multi Layer AHB, MPU/SMPU, IPC) RSYS-LP/ULF PCLK Peripheral Interconnect (MMIO, PPU) Bluetooth Low Programmable Audio EFUSE (1024 bits) Serial Memory I/F Digita Subsysten Energy Subsystem Analog rial Comn 8x Serial Comn 32x TCPWM CapSense UDB UDB CD BLE 4.2 OSS GPIO F Digital Interface x1 x12 SARMIIX CTR/CTRn #### 2x OpAmp x1 FS/LS PHY

Figure 1. Block Diagram

Figure 1 shows the subsystems of the chip and gives a very simplified view of their inter-connections (Multi-layer AHB is used in practice). The color-coding shows the lowest power mode where the particular block is still functional (for example, LP Comparator is functional in Deep Sleep mode).

PSoC 63 devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

Complete debug-on-chip functionality enables full device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator Integrated Development Environment (IDE) provides fully integrated programming and debug support for PSoC 63 devices. The SWJ (SWD and JTAG) interface is fully compatible with industry-standard third party probes. With the ability to disable debug features, with very robust flash protection, and by allowing customer-proprietary functionality to be implemented in on-chip programmable blocks, the PSoC 63 family provides a very high level of security.

The debug circuits are enabled by default and can only be disabled in firmware. If not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. All programming, debug, and test interfaces are disabled when maximum device security is enabled. The security level is a trade-off the customer can make.

Document Number: 002-18787 Rev. *B Page 4 of 63



Functional Definition

CPU and Memory Subsystem

CPU

The CPU subsystem in the PSoC 63 consists of two ARM Cortex cores and their associated busses and memories: M4 with Floating-point unit and Memory Protection Units (FPU and MPU) and an M0+ with an MPU. The Cortex M4 and M0+ have 8-KB Instruction Caches (I-Cache) with 4-way set associativity. This subsystem also includes independent DMA controllers with 32 channels each, a Cryptographic accelerator block, 1 MB of on-chip Flash, 288 KB of SRAM, and 128 KB of ROM. The Cortex M0+ provides a secure, un-interruptible Boot function. This guarantees that post-Boot, system integrity is checked and privileges enforced. Shared resources can be accessed through the normal ARM multi-layer bus arbitration and exclusive accesses are supported by an Inter-Processor Communication (IPC) scheme, which implements hardware semaphores and protection. Active power consumption for the Cortex M4 is 26 μA/MHz and 17 μA/MHz for the Cortex M0+, both at 3.3 V chip supply voltage with the internal buck enabled and at 0.9 V internal supply.

DMA Controllers

There are two DMA controllers with 16 channels each. They support independent accesses to peripherals using the AHB Multi-layer bus.

Flash

PSoC 63 has a 1-MB flash module with additional 32K of Flash that can be used for EEPROM emulation for longer retention and a separate 32-KB block of Flash that can be securely locked and is only accessible via a key lock that cannot be changed (One Time Programmable). The Flash block supports Read-While-Write (RWW) operation so that Flash updates may be performed while the CPU is active.

SRAM with 32-KB Retention Granularity

There is 288 KB of SRAM memory, which can be fully retained or retained in increments of user-designated 32-KB blocks.

SROM

There is a supervisory 128-KB ROM that contains boot and configuration routines. This ROM will guarantee Secure Boot if authentication of User Flash is required.

One-Time-Programmable (OTP) eFuse

The 1024-bit OTP memory can provide a unique and unalterable Identifier on a per-chip basis. This unalterable key can be used to access Secured Flash.

System Resources

Power System

The power system provides assurance that voltage levels are as required for each respective mode and will either delay mode entry (on power-on reset (POR), for example) until voltage levels are as required for proper function or generate resets (Brown-Out Detect (BOD)) when the power supply drops below specified levels. The design will guaranteed safe chip operation between power supply voltage dropping below specified levels (for example, below 1.7 V) and the Reset occurring. There are no voltage sequencing requirements. The VDD core logic supply (1.7 to 3.6 V) will feed an on-chip buck, which will produce the core logic supply of either 1.1 V or 0.9 V selectable. Depending on the frequency of operation, the buck converter will have a quiescent current of <1 µA. A separate power domain called Backup is provided; note this is not a power mode. This domain is powered from the VBACKUP domain and includes the 32-kHz WCO, RTC, and backup registers. It is connected to VDD when not used as a backup domain. Port 0 is powered from this supply. Pin 5 of Port 0 (P0.5) can be assigned as a PMIC wakeup output (timed by the RTC); P0.5 is driven to the resistive pull-up mode by default.

Clock System

The PSoC 63 clock system is responsible for providing clocks to all subsystems that require clocks and for switching between different clock sources without glitching. In addition, the clock system ensures that no metastable conditions occur.

The clock system for PSoC 63 consists of the Internal Main Oscillator (IMO) and the Internal Low-speed Oscillator (ILO), crystal oscillators (ECO and WCO), PLL, FLL, and provision for an external clock. The PLL will support spread-spectrum operation. An FLL will provide fast wake-up at high clock speeds without waiting for a PLL lock event (which can take up to 50 μ s). Clocks may be buffered and brought out to a pin on a Smart I/O port.

The 32-kHz oscillator is trimmable to within 2 ppm using a higher accuracy clock. The ECO will deliver ±20-ppm accuracy and will use an external crystal.

IMO Clock Source

The IMO is the primary source of internal clocking in PSoC 63. It is trimmed during testing to achieve the specified accuracy. The IMO default frequency is 8 MHz. IMO tolerance is $\pm 1\%$ and its current consumption is less than 10 μA . The IMO may be locked to a more accurate clock source to obtain higher accuracy. Locking to a 32-kHz WCO can deliver 0.25% accuracy.

ILO Clock Source

The ILO is a very low power oscillator, nominally 32 kHz, which may be used to generate clocks for peripheral operation in Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component, which does the calibration.

PRELIMINARY



Watchdog Timer

A watchdog timer is implemented in the clock block running from the ILO or from the WCO; this allows watchdog operation during Deep Sleep and generates a watchdog reset if not serviced before the timeout occurs. The watchdog reset is recorded in the Reset Cause register.

Clock Dividers

Integer and Fractional clock dividers are provided for peripheral use and timing purposes. The clock dividers are 16 and 24 bits in length to allow very fine clock control.

Reset

The PSoC 63 can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the Reset. An XRES pin is reserved for external reset to avoid complications with configuration and multiple pin functions during power-on or reconfiguration.

BLE Radio and Subsystem

PSoC 63 incorporates a Bluetooth Smart subsystem that contains the Physical Layer (PHY) and Link Layer (LL) engines with an embedded security engine. The physical layer consists of the digital PHY and the RF transceiver that transmits and receives GFSK packets at 2 Mbps over a 2.4-GHz ISM band, which is compliant with Bluetooth Smart Bluetooth Specification 5.0. The baseband controller is a composite hardware and firmware implementation that supports both master and slave modes. Key protocol elements, such as HCl and link control, are implemented in firmware. Time-critical functional blocks, such as encryption, CRC, data whitening, and access code correlation, are implemented in hardware (in the LL engine).

The RF transceiver contains an integrated balun, which provides a single-ended RF port pin to drive a 50- Ω antenna via a matching/filtering network. In the receive direction, this block converts the RF signal from the antenna to a digital bit stream after performing GFSK demodulation. In the transmit direction, this block performs GFSK modulation and then converts a digital baseband signal to a radio frequency before transmitting it to air through the antenna.

Key features of BLESS are as follows:

- Master and slave single-mode protocol stack with logical link control and adaptation protocol (L2CAP), attribute (ATT), and security manager (SM) protocols
- API access to generic attribute profile (GATT), generic access profile (GAP), and L2CAP
- L2CAP connection-oriented channel (Bluetooth 4.1 feature)
- GAP features
 - □ Broadcaster, Observer, Peripheral, and Central roles
 - □ Security mode 1: Level 1, 2, and 3
 - □ User-defined advertising data
 - □ Multiple bond support

■ GATT features

- □ GATT client and server
- □ Supports GATT sub-procedures
- □ 32-bit universally unique identifier (UUID) (Bluetooth 4.1 feature)
- Security Manager (SM)
 - □ Pairing methods: Just works, Passkey Entry, and Out of Band
 - □ LE Secure Connection Pairing model
 - Authenticated man-in-the-middle (MITM) protection and data signing
- Link Layer (LL)
 - □ Master and Slave roles
 - □ 128-bit AES engine
 - □ Low-duty cycle advertising
 - □ LE Ping
- Supports all SIG-adopted BLE profiles
- Power levels for Adv (1.28s, 31 bytes, 0 dBm) and Con (300 ms, 0 byte, 0 dBm) are 21 µW and 33 µW respectively

Analog Blocks

12-bit SAR ADC

The 12-bit, 1-Msps SAR ADC can operate at a maximum clock rate of 18 MHz and requires a minimum of 18 clocks at that frequency to do a 12-bit conversion.

The block functionality is augmented for the user by adding a reference buffer to it (trimmable to $\pm 1\%$) and by providing the choice of three internal voltage references, $V_{DD},\,V_{DD}/2,\,$ and V_{REF} (nominally 1.024 V), as well as an external reference through a GPIO pin. The Sample-and-Hold (S/H) aperture is programmable; it allows the gain bandwidth requirements of the amplifier driving the SAR inputs, which determine its settling time, to be relaxed if required. System performance will be 65 dB for true 12-bit precision provided appropriate references are used and system noise levels permit it. To improve the performance in noisy conditions, it is possible to provide an external bypass (through a fixed pin location) for the internal reference amplifier.

The SAR is connected to a fixed set of pins through an 8-input sequencer. The sequencer cycles through the selected channels autonomously (sequencer scan) and does so with zero switching overhead (that is, the aggregate sampling bandwidth is equal to 1 Msps whether it is for a single channel or distributed over several channels). The sequencer switching is effected through a state machine or through firmware-driven switching. A feature provided by the sequencer is the buffering of each channel to reduce CPU interrupt-service requirements. To accommodate signals with varying source impedances and frequencies, it is possible to have different sample times programmable for each channel. Also, the signal range specification through a pair of range registers (low and high range values) is implemented with a corresponding out-of-range interrupt if the digitized value exceeds the programmed range; this allows fast detection of out-of-range values without having to wait for a sequencer scan to be completed and the CPU to read the values and check for out-of-range values in software.



The SAR is able to digitize the output of the on-chip temperature sensor for calibration and other temperature-dependent functions. The SAR is not available in Deep Sleep and Hibernate modes as it requires a high-speed clock (up to 18 MHz). The SAR operating range is 1.71 V to 3.6 V.

Temperature Sensor

PSoC 63 has an on-chip temperature sensor. This consists of a diode, which is biased by a current source that can be disabled to save power. The temperature sensor is connected to the ADC, which digitizes the reading and produces a temperature value by using a Cypress-supplied software that includes calibration and linearization.

12-bit Digital-Analog Converter

There is a 12-bit voltage mode DAC on the chip, which can settle in less than 5 μ s. The DAC may be driven by the DMA controllers to generate user-defined waveforms. The DAC output from the chip can either be the resistive ladder output (highly linear near ground) or a buffered output.

Continuous Time Block (CTBm) with Two Opamps

This block consists of two opamps, which have their inputs and outputs connected to fixed pins and have three power modes and a comparator mode. The outputs of these opamps can be used as buffers for the SAR inputs. The non-inverting inputs of these opamps can be connected to either of two pins, thus allowing independent sensors to be used at different times. The pin selection can be made via firmware. The opamps can be set to one of the four power levels; the lowest level allowing operation in Deep Sleep mode in order to preserve lower performance Continuous-Time functionality in Deep Sleep mode. The DAC output can be buffered through an opamp.

Low-Power Comparators

PSoC 63 has a pair of low-power comparators, which can also operate in Deep Sleep and Hibernate modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during Deep Sleep and Hibernate modes. The comparator outputs are normally synchronized to avoid metastability unless operating in an asynchronous power mode (Hibernate) where the system wake-up circuit is activated by a comparator-switch event.

Programmable Digital

Smart I/O

There are two Smart I/O blocks, which allow Boolean operations on signals going to the GPIO pins from the subsystems of the chip or on signals coming into the chip. Operation can be synchronous or asynchronous and the blocks operate in low-power modes, such as Deep Sleep and Hibernate. This allows, for example, detection of logic conditions that can indicate that the CPU should wake up instead of waking up on general I/O interrupts, which consume more power and can generate spurious wake-ups.

Universal Digital Blocks (UDBs) and Port Interfaces

The PSoC6 A-BLE has 12 UDBs; the UDB array also provides a switched Digital System Interconnect (DSI) fabric that allows signals from peripherals and ports to be routed to and through the UDBs for communication and control.

Fixed-Function Digital

Timer/Counter/PWM Block

The timer/counter/PWM block consists of 32 counters with user-programmable period length. There is a Capture register to record the count value at the time of an event (which may be an I/O event), a period register which is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals which are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow the use as deadband programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor-drive systems when an overcurrent state is indicated and the PWMs driving the FETs need to be shut off immediately with no time for software intervention. There are eight 32-bit counters and 24 16-bit counters.

Serial Communication Blocks (SCB)

PSoC 63 has nine SCBs, which can each implement an I²C, UART, or SPI interface. One SCB will operate in Deep Sleep with an external clock, this SCB will only operate in Slave mode (requires external clock).

I²C Mode: The hardware I²C block implements a full multi-master and slave interface (it is capable of multimaster arbitration). This block is capable of operating at speeds of up to 1 Mbps (Fast Mode Plus) and has flexible buffering options to reduce the interrupt overhead and latency for the CPU. It also supports Ezl²C that creates a mailbox address range in the memory of PSoC 63 and effectively reduces the I²C communication to reading from and writing to an array in the memory. In addition, the block supports an 8-deep FIFO for receive and transmit, which, by increasing the time given for the CPU to read the data, greatly reduces the need for clock stretching caused by the CPU not having read the data on time. The FIFO mode is available in all channels and is very useful in the absence of DMA.

The I^2C peripheral is compatible with I^2C Standard-mode, Fast-mode, and Fast-Mode Plus devices as defined in the NXP I^2C -bus specification and user manual (UM10204). The I^2C bus I/O is implemented with GPIO in open-drain modes.

UART Mode: This is a full-feature UART operating at up to 1 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows the addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. An 8-deep FIFO allows much greater CPU service latencies to be tolerated.

SPI Mode: The SPI mode supports full Motorola SPI, TI Secure Simple Pairing (SSP) (essentially adds a start pulse that is used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block can use the FIFO and supports an EzSPI mode in which the data interchange is reduced to reading and writing an array in memory. The SPI interface will operate with a 48-MHz SPI Clock.





USB Full-Speed Dual Role Host and Device Interface

The PSoC6A-BLE-2 incorporates a dual-role USB Host and Device interface. The device can have up to eight endpoints. A 512-byte SRAM buffer is provided and DMA is supported.

QSPI Interface

A Quad SPI (QSPI) interface (selectable 1, 2, or 4 bits width) is provided running at 80 MHz. This block also supports on-the-fly encryption and decryption to support Execute-In-Place operation at reasonable speeds.

GPIO

PSoC 63 has up to 104 GPIOs. The GPIO block implements the following:

- Eight drive strength modes:
 - ☐ Analog input mode (input and output buffers disabled)
 - □ Input only
 - □ Weak pull-up with strong pull-down
 - ☐ Strong pull-up with weak pull-down
 - ☐ Open drain with strong pull-down
 - Open drain with strong pull-up
 - ☐ Strong pull-up with strong pull-down
 - □ Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTL)
- Hold mode for latching previous state (used for retaining the I/O state in Deep Sleep and Hibernate modes)
- Selectable slew rates for dV/dt-related noise control to improve EMI

The pins are organized in logical entities called ports, which are 8-bit in width. During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix (HSIOM) is used to multiplex between various signals that may connect to an I/O pin. Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it. Six GPIO pins are capable of overvoltage tolerant (OVT) operation where the input voltage may be higher than VDD (these may be used for I²C functionality to allow powering the chip off while maintaining physical connection to an operating I²C bus without affecting its functionality).

GPIO pins can be ganged to sink 16 mA or higher values of sink current. GPIO pins may not be pulled up higher than 3.6 V.

Special-Function Peripherals

CapSense

CapSense is supported on all pins in the PSoC 63 through a CapSense Sigma-Delta (CSD) block that can be connected to an analog multiplexed bus. Any GPIO pin can be connected to this AMUX bus through an analog switch. CapSense function can thus be provided on any pin or a group of pins in a system under software control. Cypress provides a software component for the CapSense block for ease-of-use.

Shield voltage can be driven on another mux bus to provide water-tolerance capability. Water tolerance is provided by driving the shield electrode in phase with the sense electrode to keep the shield capacitance from attenuating the sensed input. Proximity sensing can also be implemented.

The CapSense block is an advanced, low-noise, programmable block with programmable voltage references and current source ranges for improved sensitivity and flexibility. It can also use an external reference voltage. It has a full-wave CSD mode that alternates sensing to VDDA and ground to null out power-supply related noise.

The CapSense block has two 7-bit IDACs, which can be used for general purposes if CapSense is not being used (both IDACs are available in that case) or if CapSense is used without water tolerance (one IDAC is available). A (slow) 10-bit Slope ADC may be realized by using one of the IDACs.

The block can implement Swipe, Tap, Wake-up on Touch (< 3 μ A at 1.8 V), mutual capacitance, and other types of sensing functions.

Audio Subsystem

This subsystem consists of an I2S block and two PDM channels. The PDM channels interface to a PDM microphone's bit-stream output. The PDM processing channel provides droop correction and can operate with clock speeds ranging from 384 kHz to 3.072 MHz and produce word lengths of 16 to 24 bits at audio sample rates of up to 48 ksps.

The I2S interface supports both Master and Slave modes with Word Clock rates of up to 192 ksps (8-bit to 32-bit words).



Pinouts

Table 1. Pinouts for 116-BGA and 104-MCSP Packages

104-N	ICSP-BLE	116-BG	A-BLE
Pin	Name	Pin	Name
C7	VCCD	A2	VCCD
C6	VDDD	B1	VDDD
C9	VBACKUP	C1	VBACKUP
D8	P0.0	C2	P0.0
E6	P0.1	D3	P0.1
D9	P0.2	E4	P0.2
E7	P0.3	E3	P0.3
E8	P0.4	F3	P0.4
E9	P0.5	D2	P0.5
E5	XRES	E2	XRES
F5	P1.0	G3	P1.0
F6	P1.1	F2	P1.1
		J5	P1.2
F9	P1.3	J4	P1.3
F8	P1.4	J3	P1.4
F7	P1.5	J2	P1.5
G9	VDD_NS	H3	VDD_NS
G8	VIND1	F1	VIND1
H8	VIND2	G1	VIND2
J8	VBUCK1	G2	VBUCK1
H9	VRF	H1	VRF
L9	VDDR1	L2	VDDR1
N9	VSSR	J1,K2,K3,K4,K5,L 1,L3,L4,L5,M3,M8	VSSR
M9	ANT	K1	ANT
M9	ANT	K1	ANT
K2	P6.1	J8	P6.1
M2	P6.2	L9	P6.2
L1	P6.3	K9	P6.3
J2	P6.4	J9	P6.4
K1	P6.5	M10	P6.5
N2	P6.6	L10	P6.6
M1	P6.7	K10	P6.7
N1	P7.0	J10	P7.0
G6	P7.1	H10	P7.1
H4	P7.2	H8	P7.2

104-MC	SP-BLE	116-BG	A-BLE
Pin	Name	Pin	Name
N9	VSSR	J1,K2,K3,K4,K5,L 1,L3,L4,L5,M3,M8	VSSR
P9	VDDR2	M1	VDDR2
P6,P7	VSSR	J1,K2,K3,K4,K5,L 1,L3,L4,L5,M3,M8	VSSR
P8	VDDR3	M2	VDDR3
P1	VSS	J1,K2,K3,K4,K5,L 1,L3,L4,L5,M3,M8	VSSR
M5	ΧI	M4	ΧI
P5	хо	M5	ХО
M3	VSSR	J1,K2,K3,K4,K5,L 1,L3,L4,L5,M3,M8	VSSR
M4	DVDD	M6	DVDD
P1	VSS	J1,K2,K3,K4,K5,L 1,L3,L4,L5,M3,M8	VSSR
P4	VDCDC	M7	VDCDC
P2	NC		
P3	VSSR	J1,K2,K3,K4,K5,L 1,L3,L4,L5,M3,M8	VSSR
L2	VDDR_HVL	L7	VDDR_HVL
J7	P5.0	L6	P5.0
J5	P5.1	K6	P5.1
J6	P5.2	J6	P5.2
H7	P5.3	K7	P5.3
H6	P5.4	J7	P5.4
J4	P5.5	L8	P5.5
K3	P5.6	M9	P5.6
K4	P5.7		
L2	VDDR_HVL	L7	VDDR_HVL
L2	VDDR_HVL	L7	VDDR_HVL
J3	P6.0	K8	P6.0
B2	P10.1	A8	P10.1
С3	P10.2	F6	P10.2
E4	P10.3	E6	P10.3
A2	P10.4	D6	P10.4
A3	P10.5	В7	P10.5
D5	P10.6	A7	P10.6
В3	P10.7		
C4	P11.0	F5	P11.0
C5	P11.1	E5	P11.1
D6	P11.2	D5	P11.2





Table 1. Pinouts for 116-BGA and 104-MCSP Packages (continued)

104-MC	SP-BLE	116-BG	A-BLE			
Pin	Name	Pin	Name			
G5	P7.3	H7	P7.3			
H3	P7.4	H6	P7.4			
H2	P7.5	G9	P7.5			
G3	P7.6	G8	P7.6			
G2	P7.7	G7	P7.7			
D1	VDDIO1	G10	VDDIO1			
G4	P8.0	F10	P8.0			
G1	P8.1	F9	P8.1			
F3	P8.2	F8	P8.2			
F2	P8.3	F7	P8.3			
F1	P8.4	G6	P8.4			
E3	P8.5	E9	P8.5			
E1	P8.6	E8	P8.6			
E2	P8.7	E7	P8.7			
A1	VDDA	A9	VDDA			
D2	P9.0	D10	P9.0			
C1	P9.1	D9	P9.1			
D3	P9.2	D8	P9.2			
B1	P9.3	D7	P9.3			
		C10	P9.4			
		C9	P9.5			
		C8	P9.6			
		C7	P9.7			

104-MC	SP-BLE	116-BG	A-BLE
Pin	Name	Pin	Name
		B10	VREF
A1	VDDA	A9	VDDA
A1	VDDA	A9	VDDA
C2	P10.0	В8	P10.0
B4	P11.3	C6	P11.3
A4	P11.4	B6	P11.4
B5	P11.5	A6	P11.5
A5	P11.6	B5	P11.6
A6	P11.7	A5	P11.7
B6	VDDI00	В3	VDDIO0
D7,D4,F4,G7	VSS	B2,B9,H2,H9, D1	VSS
B7	P12.0	A4	P12.0
A7	P12.1	B4	P12.1
B8	P12.2	C4	P12.2
A8	P12.3	A3	P12.3
C8	P12.4	C5	P12.4
		D4	P12.5
		G5	P12.6
		H5	P12.7
A9	P13.0	H4	P13.0
В9	P13.1	G4	P13.1
		F4	P13.6
		C3	P13.7

The correspondence of power supplies to ports by package type is as follows:

■ P0: VBACKUP

■ P1: VDDD. Port 1 Pins are Over-Voltage Tolerant (OVT).

■ P5, P6, P7, P8: VDDIO1

■ P9, P10: VDDA

■ P11, P12, P13: VDDIO0

Document Number: 002-18787 Rev. *B Page 10 of 63



PSoC® 6 MCU: PSoC 63 with BLE Datasheet

Each Port Pin has multiple alternate functions. These are defined in Table 2.

Table 2. Multiple Alternate Functions

Port/ Pin	ACT #0	ACT #1	DS #2	ACT #4	ACT #5	ACT #6	ACT #7	ACT #8	ACT #9	ACT #10	ACT #12	ACT #13	ACT #14	ACT #15	DS #4	DS #5	DS #6
P0.0	tcpwm[0].l ine[0]:0	tcpwm[1].line [0]:0		srss.ext _clk:0				scb[0].spi _select1:0			peri.tr_io_i nput[0]:0						
P0.1	tcpwm[0].l ine_comp l[0]:0	tcpwm[1].line _compl[0]:0						scb[0].spi _select2:0			peri.tr_io_i nput[1]:0					cpuss.swj_ trstn	
P0.2	tcpwm[0].l ine[1]:0	tcpwm[1].line [1]:0				scb[0].ua rt_rx:0	scb[0].i2 c_scl:0	scb[0].spi _mosi:0									
P0.3	tcpwm[0].I ine_comp I[1]:0	tcpwm[1].line _compl[1]:0				scb[0].ua rt_tx:0	scb[0].i2 c_sda:0	scb[0].spi _miso:0									
P0.4	tcpwm[0].l ine[2]:0	tcpwm[1].line [2]:0				scb[0].ua rt_rts:0		scb[0].spi _clk:0				peri.tr_io_ output[0]:2					
P0.5	tcpwm[0].l ine_comp l[2]:0	tcpwm[1].line _compl[2]:0		srss.ext _clk:1		scb[0].ua rt_cts:0		scb[0].spi _select0:0				peri.tr_io_ output[1]:2					
P1.0	tcpwm[0].l ine[3]:0	tcpwm[1].line [3]:0				scb[7].ua rt_rx:0	scb[7].i2 c_scl:0	scb[7].spi _mosi:0			peri.tr_io_i nput[2]:0						
P1.1	tcpwm[0].l ine_comp l[3]:0	tcpwm[1].line _compl[3]:0				scb[7].ua rt_tx:0	scb[7].i2 c_sda:0	scb[7].spi _miso:0			peri.tr_io_i nput[3]:0						
P1.2	tcpwm[0].l ine[4]:4	tcpwm[1].line [12]:1				scb[7].ua rt_rts:0		scb[7].spi _clk:0									
P1.3	tcpwm[0].l ine_comp I[4]:4	tcpwm[1].line _compl[12]:1				scb[7].ua rt_cts:0		scb[7].spi _select0:0									
P1.4	tcpwm[0].l ine[5]:4	tcpwm[1].line [13]:1						scb[7].spi _select1:0									
P1.5	tcpwm[0].l ine_comp l[5]:4	tcpwm[1].line _compl[14]:1						scb[7].spi _select2:0									
P5.0	tcpwm[0].l ine[4]:0	tcpwm[1].line [4]:0				scb[5].ua rt_rx:0	scb[5].i2 c_scl:0	scb[5].spi _mosi:0		audioss.clk _i2s_if	peri.tr_io_i nput[10]:0						
P5.1	tcpwm[0].l ine_comp l[4]:0	tcpwm[1].line _compl[4]:0				scb[5].ua rt_tx:0	scb[5].i2 c_sda:0	scb[5].spi _miso:0		audioss.tx _sck	peri.tr_io_i nput[11]:0						
P5.2	tcpwm[0].l ine[5]:0	tcpwm[1].line [5]:0				scb[5].ua rt_rts:0		scb[5].spi _clk:0		audioss.tx _ws							
P5.3	tcpwm[0].l ine_comp l[5]:0	tcpwm[1].line _compl[5]:0				scb[5].ua rt_cts:0		scb[5].spi _select0:0		audioss.tx _sdo							
P5.4	tcpwm[0].l ine[6]:0	tcpwm[1].line [6]:0						scb[5].spi _select1:0		audioss.rx _sck							
P5.5	tcpwm[0].l ine_comp I[6]:0	tcpwm[1].line _compl[6]:0						scb[5].spi _select2:0		audioss.rx _ws							





Table 2. Multiple Alternate Functions (continued)

Port/ Pin	ACT #0	ACT #1	DS #2	ACT #4	ACT #5	ACT #6	ACT #7	ACT #8	ACT #9	ACT #10	ACT #12	ACT #13	ACT #14	ACT #15	DS #4	DS #5	DS #6
P5.6	tcpwm[0].l ine[7]:0	tcpwm[1].line [7]:0						scb[5].spi _select3:0		audioss.rx _sdi							
P5.7	tcpwm[0].l ine_comp I[7]:0	tcpwm[1].line _compl[7]:0						scb[3].spi _select3:0									
P6.0	tcpwm[0].l ine[0]:1	tcpwm[1].line [8]:0	scb[8].i2 c_scl:0			scb[3].ua rt_rx:0	scb[3].i2 c_scl:0	scb[3].spi _mosi:0				cpuss.fault _out[0]					scb[8].spi _mosi:0
P6.1	tcpwm[0].l ine_comp I[0]:1	tcpwm[1].line _compl[8]:0	scb[8].i2 c_sda:0			scb[3].ua rt_tx:0	scb[3].i2 c_sda:0	scb[3].spi _miso:0				cpuss.fault _out[1]					scb[8].spi _miso:0
P6.2	tcpwm[0].l ine[1]:1	tcpwm[1].line [9]:0				scb[3].ua rt_rts:0		scb[3].spi _clk:0									scb[8].spi _clk:0
P6.3	tcpwm[0].l ine_comp I[1]:1	tcpwm[1].line _compl[9]:0				scb[3].ua rt_cts:0		scb[3].spi _select0:0									scb[8].spi _select0:0
P6.4	tcpwm[0].l ine[2]:1	tcpwm[1].line [10]:0	scb[8].i2 c_scl:1			scb[6].ua rt_rx:2	scb[6].i2 c_scl:2	scb[6].spi _mosi:2			peri.tr_io_i nput[12]:0	peri.tr_io_ output[0]:1				cpuss.swj_ swo_tdo	scb[8].spi _mosi:1
P6.5	tcpwm[0].l ine_comp I[2]:1	tcpwm[1].line _compl[10]:0	scb[8].i2 c_sda:1			scb[6].ua rt_tx:2	scb[6].i2 c_sda:2	scb[6].spi _miso:2			peri.tr_io_i nput[13]:0	peri.tr_io_ output[1]:1				cpuss.swj_ swdoe_tdi	scb[8].spi _miso:1
P6.6	tcpwm[0].l ine[3]:1	tcpwm[1].line [11]:0				scb[6].ua rt_rts:2		scb[6].spi _clk:2								cpuss.swj_ swdio_tms	scb[8].spi _clk:1
P6.7	tcpwm[0].l ine_comp l[3]:1	tcpwm[1].line _compl[11]:0				scb[6].ua rt_cts:2		scb[6].spi _select0:2								cpuss.swj_ swclk_tclk	scb[8].spi _select0:1
P7.0	tcpwm[0].l ine[4]:1	tcpwm[1].line [12]:0				scb[4].ua rt_rx:1	scb[4].i2 c_scl:1	scb[4].spi _mosi:1			peri.tr_io_i nput[14]:0		cpuss.trace_cl ock				
P7.1	tcpwm[0].l ine_comp I[4]:1	tcpwm[1].line _compl[12]:0				scb[4].ua rt_tx:1	scb[4].i2 c_sda:1	scb[4].spi _miso:1			peri.tr_io_i nput[15]:0						
P7.2	tcpwm[0].l ine[5]:1	tcpwm[1].line [13]:0				scb[4].ua rt_rts:1		scb[4].spi _clk:1									
P7.3	tcpwm[0].l ine_comp l[5]:1	tcpwm[1].line _compl[13]:0				scb[4].ua rt_cts:1		scb[4].spi _select0:1									
P7.4	tcpwm[0].l ine[6]:1	tcpwm[1].line [14]:0						scb[4].spi _select1:1					bless.ext_lna_r x_ctl_out	cpuss.trac e_data[3]:2			
P7.5	tcpwm[0].l ine_comp l[6]:1	tcpwm[1].line _compl[14]:0						scb[4].spi _select2:1					bless.ext_pa_t x_ctl_out	cpuss.trac e_data[2]:2			
P7.6	tcpwm[0].l ine[7]:1	tcpwm[1].line [15]:0						scb[4].spi _select3:1					bless.ext_pa_l na_chip_en_ou t	cpuss.trac e_data[1]:2			
P7.7	tcpwm[0].l ine_comp I[7]:1	tcpwm[1].line _compl[15]:0						scb[3].spi _select1:0	cpuss.clk_ fm_pump					cpuss.trac e_data[0]:2			





Table 2. Multiple Alternate Functions (continued)

Port/ Pin	ACT #0	ACT #1	DS #2	ACT #4	ACT #5	ACT #6	ACT #7	ACT #8	ACT #9	ACT #10	ACT #12	ACT #13	ACT #14	ACT #15	DS #4	DS #5	DS #6
P8.0	tcpwm[0].l ine[0]:2	tcpwm[1].line [16]:0				scb[4].ua rt_rx:0	scb[4].i2 c_scl:0	scb[4].spi _mosi:0			peri.tr_io_i nput[16]:0						
P8.1	tcpwm[0].l ine_comp I[0]:2	tcpwm[1].line _compl[16]:0				scb[4].ua rt_tx:0	scb[4].i2 c_sda:0	scb[4].spi _miso:0			peri.tr_io_i nput[17]:0						
P8.2	tcpwm[0].l ine[1]:2	tcpwm[1].line [17]:0				scb[4].ua rt_rts:0		scb[4].spi _clk:0									
P8.3	tcpwm[0].l ine_comp I[1]:2	tcpwm[1].line _compl[17]:0				scb[4].ua rt_cts:0		scb[4].spi _select0:0									
P8.4	tcpwm[0].l ine[2]:2	tcpwm[1].line [18]:0						scb[4].spi _select1:0									
P8.5	tcpwm[0].l ine_comp l[2]:2	tcpwm[1].line _compl[18]:0						scb[4].spi _select2:0									
P8.6	tcpwm[0].l ine[3]:2	tcpwm[1].line [19]:0						scb[4].spi _select3:0									
P8.7	tcpwm[0].l ine_comp I[3]:2	tcpwm[1].line _compl[19]:0						scb[3].spi _select2:0									
P9.0	tcpwm[0].l ine[4]:2	tcpwm[1].line [20]:0				scb[2].ua rt_rx:0	scb[2].i2 c_scl:0	scb[2].spi _mosi:0			peri.tr_io_i nput[18]:0			cpuss.trac e_data[3]:0			
P9.1	tcpwm[0].l ine_comp l[4]:2	tcpwm[1].line _compl[20]:0				scb[2].ua rt_tx:0	scb[2].i2 c_sda:0	scb[2].spi _miso:0			peri.tr_io_i nput[19]:0			cpuss.trac e_data[2]:0			
P9.2	tcpwm[0].l ine[5]:2	tcpwm[1].line [21]:0				scb[2].ua rt_rts:0		scb[2].spi _clk:0		pass.dsi_ct b_cmp0:1				cpuss.trac e_data[1]:0			
P9.3	tcpwm[0].l ine_comp l[5]:2	tcpwm[1].line _compl[21]:0				scb[2].ua rt_cts:0		scb[2].spi _select0:0		pass.dsi_ct b_cmp1:1				cpuss.trac e_data[0]:0			
P9.4	tcpwm[0].l ine[7]:5	tcpwm[1].line [0]:2						scb[2].spi _select1:0									
P9.5	tcpwm[0].l ine_comp I[7]:5	tcpwm[1].line _compl[0]:2						scb[2].spi _select2:0									
P9.6	tcpwm[0].l ine[0]:6	tcpwm[1].line [1]:2						scb[2].spi _select3:0									
P9.7	tcpwm[0].l ine_comp l[0]:6	tcpwm[1].line _compl[1]:2															
P10.0	tcpwm[0].l ine[6]:2	tcpwm[1].line [22]:0				scb[1].ua rt_rx:1	scb[1].i2 c_scl:1	scb[1].spi _mosi:1			peri.tr_io_i nput[20]:0			cpuss.trac e_data[3]:1			
P10.1	tcpwm[0].l ine_comp l[6]:2	tcpwm[1].line _compl[22]:0				scb[1].ua rt_tx:1	scb[1].i2 c_sda:1	scb[1].spi _miso:1			peri.tr_io_i nput[21]:0			cpuss.trac e_data[2]:1			





Table 2. Multiple Alternate Functions (continued)

Port/ Pin	ACT #0	ACT #1	DS #2	ACT #4	ACT #5	ACT #6	ACT #7	ACT #8	ACT #9	ACT #10	ACT #12	ACT #13	ACT #14	ACT #15	DS #4	DS #5	DS #6
P10.2	tcpwm[0].l ine[7]:2	tcpwm[1].line [23]:0				scb[1].ua rt_rts:1		scb[1].spi _clk:1						cpuss.trac e_data[1]:1			
P10.3	tcpwm[0].l ine_comp I[7]:2	tcpwm[1].line _compl[23]:0				scb[1].ua rt_cts:1		scb[1].spi _select0:1						cpuss.trac e_data[0]:1			
P10.4	tcpwm[0].l ine[0]:3	tcpwm[1].line [0]:1						scb[1].spi _select1:1	audioss.p dm_clk								
P10.5	tcpwm[0].l ine_comp l[0]:3	tcpwm[1].line _compl[0]:1						scb[1].spi _select2:1	audioss.p dm_data								
P10.6	tcpwm[0].l ine[1]:6	tcpwm[1].line [2]:2						scb[1].spi _select3:1									
P10.7	tcpwm[0].l ine_comp I[1]:6	tcpwm[1].line _compl[2]:2															
P11.0	tcpwm[0].l ine[1]:3	tcpwm[1].line [1]:1			smif.spi_ select2	scb[5].ua rt_rx:1	scb[5].i2 c_scl:1	scb[5].spi _mosi:1			peri.tr_io_i nput[22]:0						
P11.1	tcpwm[0].l ine_comp I[1]:3	tcpwm[1].line _compl[1]:1			smif.spi_ select1	scb[5].ua rt_tx:1	scb[5].i2 c_sda:1	scb[5].spi _miso:1			peri.tr_io_i nput[23]:0						
P11.2	tcpwm[0].l ine[2]:3	tcpwm[1].line [2]:1			smif.spi_ select0	scb[5].ua rt_rts:1		scb[5].spi _clk:1									
P11.3	tcpwm[0].l ine_comp l[2]:3	tcpwm[1].line _compl[2]:1			smif.spi_ data3	scb[5].ua rt_cts:1		scb[5].spi _select0:1				peri.tr_io_ output[0]:0					
P11.4	tcpwm[0].l ine[3]:3	tcpwm[1].line [3]:1			smif.spi_ data2			scb[5].spi _select1:1				peri.tr_io_ output[1]:0					
P11.5	tcpwm[0].l ine_comp l[3]:3	tcpwm[1].line _compl[3]:1			smif.spi_ data1			scb[5].spi _select2:1									
P11.6					smif.spi_ data0			scb[5].spi _select3:1									
P11.7					smif.spi_ clk												
P12.0	tcpwm[0].l ine[4]:3	tcpwm[1].line [4]:1			smif.spi_ data4	scb[6].ua rt_rx:0	scb[6].i2 c_scl:0	scb[6].spi _mosi:0			peri.tr_io_i nput[24]:0						
P12.1	tcpwm[0].l ine_comp l[4]:3	tcpwm[1].line _compl[4]:1			smif.spi_ data5	scb[6].ua rt_tx:0	scb[6].i2 c_sda:0	scb[6].spi _miso:0			peri.tr_io_i nput[25]:0						
P12.2	tcpwm[0].l ine[5]:3	tcpwm[1].line [5]:1			smif.spi_ data6	scb[6].ua rt_rts:0		scb[6].spi _clk:0									
P12.3	tcpwm[0].l ine_comp l[5]:3	tcpwm[1].line _compl[5]:1			smif.spi_ data7	scb[6].ua rt_cts:0		scb[6].spi _select0:0									
P12.4	tcpwm[0].l ine[6]:3	tcpwm[1].line [6]:1			smif.spi_ select3			scb[6].spi _select1:0	audioss.p dm_clk								





Table 2. Multiple Alternate Functions (continued)

Port/ Pin	ACT #0	ACT #1	DS #2	ACT #4	ACT #5	ACT #6	ACT #7	ACT #8	ACT #9	ACT #10	ACT #12	ACT #13	ACT #14	ACT #15	DS #4	DS #5	DS #6
P12.5	tcpwm[0].l ine_comp l[6]:3	tcpwm[1].line _compl[6]:1						scb[6].spi _select2:0	audioss.p dm_data								
P12.6	tcpwm[0].l ine[7]:3	tcpwm[1].line [7]:1						scb[6].spi _select3:0									
P12.7	tcpwm[0].l ine_comp I[7]:3	tcpwm[1].line _compl[7]:1															
P13.0	tcpwm[0].l ine[0]:4	tcpwm[1].line [8]:1				scb[6].ua rt_rx:1	scb[6].i2 c_scl:1	scb[6].spi _mosi:1			peri.tr_io_i nput[26]:0						
P13.1	tcpwm[0].l ine_comp l[0]:4	tcpwm[1].line _compl[8]:1				scb[6].ua rt_tx:1	scb[6].i2 c_sda:1	scb[6].spi _miso:1			peri.tr_io_i nput[27]:0						
P13.2	tcpwm[0].l ine[1]:4	tcpwm[1].line [9]:1				scb[6].ua rt_rts:1		scb[6].spi _clk:1									
P13.3	tcpwm[0].l ine_comp l[1]:4	tcpwm[1].line _compl[9]:1				scb[6].ua rt_cts:1		scb[6].spi _select0:1									
P13.4	tcpwm[0].l ine[2]:4	tcpwm[1].line [10]:1						scb[6].spi _select1:1									
P13.5	tcpwm[0].l ine_comp l[2]:4	tcpwm[1].line _compl[10]:1						scb[6].spi _select2:1									
P13.6	tcpwm[0].l ine[3]:4	tcpwm[1].line [11]:1						scb[6].spi _select3:1									
P13.7	tcpwm[0].l ine_comp l[3]:4	tcpwm[1].line _compl[11]:1															



Analog, Smart I/O, and DSI alternate Port Pin functionality is provided in Table 3.

Table 3. Port Pin Analog, Smart I/O, and DSI Functions

Port/Pin	Name	Analog	Digital HV	DSI	SMARTIO	USB
P0.0	P0.0	wco_in		dsi[0].port_if[0]		
P0.1	P0.1	wco_out		dsi[0].port_if[1]		
P0.2	P0.2			dsi[0].port_if[2]		
P0.3	P0.3			dsi[0].port_if[3]		
P0.4	P0.4		pmic_wakeup_in hibernate_wakeup[1]	dsi[0].port_if[4]		
P0.5	P0.5		pmic_wakeup_out	dsi[0].port_if[5]		
P1.0	P1.0			dsi[1].port_if[0]		
P1.1	P1.1			dsi[1].port_if[1]		
P1.2	P1.2			dsi[1].port_if[2]		
P1.3	P1.3			dsi[1].port_if[3]		
P1.4	P1.4		hibernate_wakeup[0]	dsi[1].port_if[4]		
P1.5	P1.5			dsi[1].port_if[5]		
P14.0	USBDP					usb.usb_dp_pad
P14.1	USBDM					usb.usb_dm_pad
P2.0	P2.0			dsi[2].port_if[0]		
P2.1	P2.1			dsi[2].port_if[1]		
P2.2	P2.2			dsi[2].port_if[2]		
P2.3	P2.3			dsi[2].port_if[3]		
P2.4	P2.4			dsi[2].port_if[4]		
P2.5	P2.5			dsi[2].port_if[5]		
P2.6	P2.6			dsi[2].port_if[6]		
P2.7	P2.7			dsi[2].port_if[7]		
P3.0	P3.0					
P3.1	P3.1					
P3.2	P3.2					
P3.3	P3.3					
P3.4	P3.4					
P3.5	P3.5					
P4.0	P4.0			dsi[0].port_if[6]		
P4.1	P4.1			dsi[0].port_if[7]		
P4.2	P4.2			dsi[1].port_if[6]		
P4.3	P4.3			dsi[1].port_if[7]		
P5.0	P5.0			dsi[3].port_if[0]		
P5.1	P5.1			dsi[3].port_if[1]		
P5.2	P5.2			dsi[3].port_if[2]		
P5.3	P5.3			dsi[3].port_if[3]		
P5.4	P5.4			dsi[3].port_if[4]		
P5.5	P5.5			dsi[3].port_if[5]		
P5.6	P5.6	lpcomp.inp_comp0		dsi[3].port_if[6]		
P5.7	P5.7	lpcomp.inn_comp0		dsi[3].port_if[7]		
P6.0	P6.0			dsi[4].port_if[0]		





Table 3. Port Pin Analog, Smart I/O, and DSI Functions (continued)

Port/Pin	Name	Analog	Digital HV	DSI	SMARTIO	USB
P6.1	P6.1			dsi[4].port_if[1]		
P6.2	P6.2	lpcomp.inp_comp1		dsi[4].port_if[2]		
P6.3	P6.3	lpcomp.inn_comp1		dsi[4].port_if[3]		
P6.4	P6.4			dsi[4].port_if[4]		
P6.5	P6.5			dsi[4].port_if[5]		
P6.6	P6.6		swd_data	dsi[4].port_if[6]		
P6.7	P6.7		swd_clk	dsi[4].port_if[7]		
P7.0	P7.0			dsi[5].port_if[0]		
P7.1	P7.1	csd.cmodpadd csd.cmodpads		dsi[5].port_if[1]		
P7.2	P7.2	csd.csh_tankpadd csd.csh_tankpads		dsi[5].port_if[2]		
P7.3	P7.3	csd.vref_ext		dsi[5].port_if[3]		
P7.4	P7.4			dsi[5].port_if[4]		
P7.5	P7.5			dsi[5].port_if[5]		
P7.6	P7.6			dsi[5].port_if[6]		
P7.7	P7.7	csd.cshieldpads		dsi[5].port_if[7]		
P8.0	P8.0			dsi[11].port_if[0]	smartio[8].io[0]	
P8.1	P8.1			dsi[11].port_if[1]	smartio[8].io[1]	
P8.2	P8.2			dsi[11].port_if[2]	smartio[8].io[2]	
P8.3	P8.3			dsi[11].port_if[3]	smartio[8].io[3]	
P8.4	P8.4			dsi[11].port_if[4]	smartio[8].io[4]	
P8.5	P8.5			dsi[11].port_if[5]	smartio[8].io[5]	
P8.6	P8.6			dsi[11].port_if[6]	smartio[8].io[6]	
P8.7	P8.7			dsi[11].port_if[7]	smartio[8].io[7]	
P9.0	P9.0	ctb_oa0+		dsi[10].port_if[0]	smartio[9].io[0]	
P9.1	P9.1	ctb_oa0-		dsi[10].port_if[1]	smartio[9].io[1]	
P9.2	P9.2	ctb_oa0_out		dsi[10].port_if[2]	smartio[9].io[2]	
P9.3	P9.3	ctb_oa1_out		dsi[10].port_if[3]	smartio[9].io[3]	
P9.4	P9.4	ctb_oa1-		dsi[10].port_if[4]	smartio[9].io[4]	
P9.5	P9.5	ctb_oa1+		dsi[10].port_if[5]	smartio[9].io[5]	
P9.6	P9.6	ctb_oa0+		dsi[10].port_if[6]	smartio[9].io[6]	
P9.7	P9.7	ctb_oa1+ or ext_vref		dsi[10].port_if[7]	smartio[9].io[7]	
P10.0	P10.0	sarmux[0]		dsi[9].port_if[0]		
P10.1	P10.1	sarmux[1]		dsi[9].port_if[1]		
P10.2	P10.2	sarmux[2]		dsi[9].port_if[2]		
P10.3	P10.3	sarmux[3]		dsi[9].port_if[3]		
P10.4	P10.4	sarmux[4]		dsi[9].port_if[4]		
P10.5	P10.5	sarmux[5]		dsi[9].port_if[5]		
P10.6	P10.6	sarmux[6]		dsi[9].port_if[6]		
P10.7	P10.7	sarmux[7]		dsi[9].port_if[7]		





Table 3. Port Pin Analog, Smart I/O, and DSI Functions (continued)

Port/Pin	Name	Analog	Digital HV	DSI	SMARTIO	USB
P11.0	P11.0			dsi[8].port_if[0]		
P11.1	P11.1			dsi[8].port_if[1]		
P11.2	P11.2			dsi[8].port_if[2]		
P11.3	P11.3			dsi[8].port_if[3]		
P11.4	P11.4			dsi[8].port_if[4]		
P11.5	P11.5			dsi[8].port_if[5]		
P11.6	P11.6			dsi[8].port_if[6]		
P11.7	P11.7			dsi[8].port_if[7]		
P12.0	P12.0			dsi[7].port_if[0]		
P12.1	P12.1			dsi[7].port_if[1]		
P12.2	P12.2			dsi[7].port_if[2]		
P12.3	P12.3			dsi[7].port_if[3]		
P12.4	P12.4			dsi[7].port_if[4]		
P12.5	P12.5			dsi[7].port_if[5]		
P12.6	P12.6	srss.eco_in		dsi[7].port_if[6]		
P12.7	P12.7	srss.eco_out		dsi[7].port_if[7]		
P13.0	P13.0			dsi[6].port_if[0]		
P13.1	P13.1			dsi[6].port_if[1]		
P13.2	P13.2			dsi[6].port_if[2]		
P13.3	P13.3			dsi[6].port_if[3]		
P13.4	P13.4		_	dsi[6].port_if[4]		_
P13.5	P13.5			dsi[6].port_if[5]		
P13.6	P13.6			dsi[6].port_if[6]		
P13.7	P13.7			dsi[6].port_if[7]		

Document Number: 002-18787 Rev. *B Page 18 of 63




Power

The power system diagram (see Figure 2) shows the general requirements for power pins on the PSoC 63. The diagram also shows the radio pins that need to be decoupled. The PSoC 63 power scheme allows different VDDIO and VDDA connections. Since no sequencing requirements need to be analyzed and specified, customers may bring up the power supplies in any order and the power system is responsible for ensuring power is good in all domains before allowing operation. VDDD, VDDA, and VDDIO may be separate nets, which are not ohmically connected on chip. Depending on different package requirements, these may be required to be connected off chip.

The power system will have a buck regulator in addition to an LDO. A Single Input Multiple Output (SIMO) Buck regulator with multiple outputs allows saving an inductor and also providing a high-efficiency supply to the radio.

The preliminary diagram is shown in Figure 2.

Figure 2. SOC Power Connections with Radio (For 104-CSP and 116-BGA Packages)



Document Number: 002-18787 Rev. *B Page 19 of 63

PRELIMINARY



Figure 2 shows the power supply pins to the PSoC and the connections between the PSoC and the radio. It also shows which pins need bypass capacitors.

Description of power pins is as follows:

- VBACKUP is the supply to the backup domain. The backup domain includes the 32 kHz WCO, RTC, and backup registers. It can generate a wake-up interrupt to the chip via the RTC timers or an external input. It can also generate an output to wakeup external circuitry. It is connected to VDDD when not used as a separate battery backup domain. VBACKUP provides the supply for Port 0.
- VDDD is the main digital supply input (1.7 to 3.6V). It provides the inputs for the internal Regulators and for Port 1.
- VDDA is the supply for analog peripherals (1.7 to 3.6V). It must be connected to VDDIOA on the PCB.
- 4. VDDIOA is the supply to for Ports 9 and 10. It must be connected to VDDA on the PCB when present. Ports 9 and 10 are supplied by VDDA when VDDIOA is not present.
- 5. VDD_NS is the supply input to the Buck and should be at the same potential as VDDD. The bypass capacitor between VDD_NS and ground should be 10 μ F.
- 6. VDDIO0 is the Supply for Ports 11 to 13 when present. When not present, these ports are supplied by VDDD.
- 7. VDDIO1 is the Supply for Ports 5 to 8 when present. When not present, these ports are supplied by VDDA.
- VDDIOR is the Supply for Ports 2 to 4 on the BGA 124 only.

All the pins above may be shorted to VDDD as shown in Figure 2.

- 9. VRF is the output of the SIMO buck going to the Radio and should be connected to VDCDC and decoupled.
- VDCDC is the digital supply input to the Radio and should be connected to VRF.
- 11. The VDDR1, VDDR2, and VDDR3 pins are for the radio sub-systems and need to be decoupled individually and connected to VDCDC through a bead for filtering high frequency power supply noise.
- 12. VDDR_HVL is the regulated output to the Radio from the PSoC 63 subsystem and needs to be decoupled.
- DVDD is a Digital LDO output from the Radio and needs to be decoupled.
- VBUCK1 is the SIMO buck output to the internal core logic and is to be connected to VCCD.
- VCCD is the internal core logic and needs to be connected to VBUCK1 and decoupled.

The supply voltage range is 1.71 to 3.6 V with all functions and circuits operating over that range. All grounds must be shorted together on the PCB. Bypass capacitors must be used from VDDD and VDDA to ground and wherever indicated in the diagram. Typical practice for systems in this frequency range is to use a capacitor in the 10- μ F range in parallel with a smaller capacitor (0.1 μ F, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing. Recommended Buck output capacitor values are 10 μ F for Vff and 4.7 μ F for Vbuck2. The capacitor connected to Vind2 should be 100 nF.

Document Number: 002-18787 Rev. *B Page 20 of 63





Development Support

The PSoC 63 family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/products/32-bit-arm-cortex-m0-psoc-4 to find out more.

Documentation

A suite of documentation supports the PSoC 63 family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

Software User Guide: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

Component Datasheets: The flexibility of PSoC allows the creation of new peripherals (Components) long after the device has gone into production. Component datasheets provide all of the information needed to select and use a particular Component, including a functional description, API documentation, example code, and AC/DC specifications.

Technical Reference Manual: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers. The TRM is available in the Documentation section at www.cypress.com/products/32-bit-arm-cortex-m0-psoc-4.

Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 63 family is part of a development tool ecosystem. Visit us at

www.cypress.com/products/psoc-creator-integrated-design-env ironment-ide for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.

Document Number: 002-18787 Rev. *B Page 21 of 63





Electrical Specifications

Note: These are preliminary and subject to change.

Absolute Maximum Ratings

Table 4. Absolute Maximum Ratings^[1]

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID1	V _{DD_ABS}	Analog or digital supply relative to V_{SS} ($V_{SSD} = V_{SSA}$)	-0.5	_	4	V	Absolute Maximum
SID2	V _{CCD_ABS}	Direct digital core voltage input relative to Vssd	-0.5	_	1.2	V	Absolute Maximum
SID3	V _{GPIO_ABS}	GPIO voltage; V _{DDD} or V _{DDA}	-0.5	_	V _{DD} + 0.5	V	Absolute Maximum
SID4	I _{GPIO_ABS}	Current per GPIO	-25	_	25	mA	Absolute Maximum
SID5	I _{GPIO_injection}	GPIO injection current per pin	-0.5	_	0.5	mA	Absolute Maximum
SID3A	ESD_HBM	Electrostatic discharge Human Body Model	2200	_	-	V	Absolute Maximum
SID3A	ESD_HBM_ ANT	Electrostatic discharge Human Body Model; Antenna Pin	500	-	-	V	Absolute Maximum; RF pin
SID4A	ESD_CDM	Electrostatic discharge Charged Device Model	500	-	-	V	Absolute Maximum
SID4B	ESD_CDM_ ANT	Electrostatic discharge Charged Device Model; Antenna Pin	250	_	_	V	Absolute Maximum; RF pin
SID5A	LU	Pin current for latchup-free operation	-100	_	100	mA	Absolute Maximum

Device-Level Specifications

All specifications are valid for $-40~^{\circ}\text{C} \le \text{TA} \le 85~^{\circ}\text{C}$ and for 1.71 V to 3.6 V except where noted.

Table 5. Power Supply Range, CPU Current, and Transition Time Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions				
LP RANGE	LP RANGE POWER SPECIFICATIONS (V _{CCD} = 1.1 V)										
Cortex M4.	Active Mode, V	V _{DD} = 1.7 V to 3.6 V									
Execute wit	h Cache Disab	led (Flash)									
SIDF1	IDD1	Execute from Flash; CM4 Active 50 MHz, CM0+ Sleep 25 MHz	_	3.2	_	mA	With IMO & FLL. While (1)				
SIDF2	IDD2	Execute from Flash; CM4 Active 8 MHz, CM0+ Sleep 8 MHz	_	0.6	_	mA	With IMO. While (1)				
Execute wit	h Cache Enabl	ed			•	•					
SIDC1	IDD3	Execute from Cache; CM4 Active 150 MHz, CM0+ Sleep 75 MHz	_	9.3	-	mA	IMO&FLL Dhrystone				
SIDC2	IDD4	Execute from Cache; CM4 Active 100 MHz, CM0+ Sleep 100 MHz	_	6.7	-	mA	IMO&FLL Dhrystone				
SIDC3	IDD5	Execute from Cache; CM4 Active 50 MHz, CM0+ Sleep 25 MHz	1	3.2	_	mA	IMO&FLL Dhrystone				

Note

Document Number: 002-18787 Rev. *B Page 22 of 63

Usage above the absolute maximum conditions listed in Table 4 may cause permanent damage to the device. Exposure to absolute maximum conditions for extended
periods of time may affect device reliability. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature
Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.



Table 5. Power Supply Range, CPU Current, and Transition Time Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SIDC4	IDD6	Execute from Cache; CM4 Active 8 MHz, CM0+ Sleep 8 MHz	_	0.62	-	mA	IMO; Dhrystone
Cortex M0+	. Active Mode,	VDD = 1.7 to 3.6V					
Execute wit	h Cache Disab	led (Flash)					
SIDF3	IDD7	Execute from Flash; CM4 Off, CM0+ Active 50 MHz	-	1.7	_	mA	With IMO & FLL. While (1)
SIDF4	IDD8	Execute from Flash; CM4 Off, CM0+ Active 8 MHz	_	0.5	_	mA	With IMO. While (1)
Execute wit	h Cache Enabl	ed				•	
SIDC5	IDD9	Execute from Cache; CM4 Off, CM0+ Active 100 MHz	-	3.2	_	mA	With IMO & FLL. Dhrystone.
SIDC6	IDD10	Execute from Cache; CM4 Off, CM0+ Active 8 MHz	-	0.34	-	mA	With IMO. Dhrystone.
Cortex M4.	Sleep Mode, V _I	_{DD} = 1.7 V to 3.6 V					
SIDS1	IDD11	CM4 Sleep 100 MHz, CM0+ Sleep 25 MHz	_	1.5	_	mA	With IMO & FLL
SIDS2	IDD12	CM4 Sleep 50 MHz, CM0+ Sleep 25 MHz	-	0.90	_	mA	With IMO & FLL
SIDS3	IDD13	CM4 Sleep 8 MHz, CM0+ Sleep 8 MHz	-	0.35	_	mA	With IMO
Cortex M0+	. Sleep Mode, \	/ _{DD} = 1.7 V to 3.6 V			l.		
SIDS4	IDD14	CM4 Off, CM0+ Sleep 50 MHz	_	0.7	_	mA	With IMO & FLL
SIDS5	IDD15	CM4 Off, CM0+ Sleep 8 MHz	_	0.3	_	mA	With IMO
Cortex M4.	Low Power Act	tive (LPA) Mode, V _{DD} = 1.7 V to 3.6 V					
SIDLPA1	IDD16	Execute from Flash; CM4 LPA 8 MHz, CM0+ Sleep 8 MHz		0.55	_	mA	LPA mode. With IMO. While (1)
SIDLPA2	IDD17	Execute from Cache; CM4 LPA 8 MHz, CM0+ Sleep 8 MHz	-	0.53	_	mA	LPA mode. With IMO. Dhrystone.
Cortex M0+	. Low Power A	ctive (LPA) Mode, V _{DD} = 1.7 V to 3.6 V					
SIDLPA3	IDD18	Execute from Flash; CM4 Off, CM0+ LPA 8 MHz	-	0.4	_	mA	LPA mode. With IMO. While (1)
SIDLPA4	IDD19	Execute from Cache; CM4 Off, CM0+ LPA 8 MHz	-	0.25	_	mA	LPA mode. With IMO. Dhrystone.
Cortex M4.	Low Power Sle	ep (LPS) Mode, V _{DD} = 1.7 V to 3.6 V					
SIDLPS1	IDD20	CM4 LPS 8 MHz, CM0+ LPS 8 MHz	_	0.3	_	mA	LPS mode. With IMO
Cortex M0+	. Low Power SI	eep (LPS) Mode, V _{DD} = 1.7 V to 3.6 V					
SIDLPS3	IDD22	CM4 Off, CM0+ LPS 8 MHz	_	0.25	_	mA	LPA mode. With IMO
ULP RANGI	E POWER SPE	CIFICATIONS (V _{CCD} = 0.9 V)					
Cortex M4.	Active Mode, V	_{DD} = 1.7 V to 3.6 V					
Execute wit	h Cache Disab	led (Flash)					
SIDF5	IDD3	Execute from Flash; CM4 Active 50 MHz, CM0+ Sleep 25 MHz	_	2.5	_	mA	With IMO & FLL. While (1)
SIDF6	IDD4	Execute from Flash; CM4 Active 8 MHz, CM0+ Sleep 8 MHz	-	0.49	-	mA	With IMO. While (1)
Execute wit	h Cache Enabl	ed	1			1	l
SIDC8	IDD10	Execute from Cache; CM4 Active 50 MHz, CM0+ Sleep 25 MHz	-	2.5	-	mA	With IMO & FLL. Dhrystone.





Table 5. Power Supply Range, CPU Current, and Transition Time Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SIDC9	IDD11	Execute from Cache; CM4 Active 8 MHz, CM0+ Sleep 8 MHz	-	0.49	-	mA	With IMO. Dhrystone.
Cortex M0+	Active Mode,	V _{DD} = 1.7 V to 3.6 V					
Execute wit	h Cache Disab	led (Flash)					
SIDF7	IDD16	Execute from Flash; CM4 Off, CM0+ Active 25 MHz	_	0.68	-	mA	With IMO & FLL. While (1)
SIDF8	IDD17	Execute from Flash; CM4 Off, CM0+ Active 8 MHz	_	0.3	_	mA	With IMO. While (1)
Execute wit	h Cache Enabl	ed		•		•	
SIDC10	IDD18	Execute from Cache; CM4 Off, CM0+ Active 25 MHz	_	0.675	_	mA	With IMO & FLL. Dhrystone.
SIDC11	IDD19	Execute from Cache; CM4 Off, CM0+ Active 8 MHz	_	0.3	_	mA	With IMO. Dhrystone.
Cortex M4.	Sleep Mode, V _I	_{DD} = 1.7 V to 3.6 V				,	
SIDS7	IDD21	CM4 Sleep 50 MHz, CM0+ Sleep 25 MHz	_	0.55	_	mA	With IMO & FLL
SIDS8	IDD22	CM4 Sleep 8 MHz, CM0+ Sleep 8 MHz	-	0.25	_	mA	With IMO
Cortex M0+	. Sleep Mode, \	/ _{DD} = 1.7 V to 3.6 V					
SIDS9	IDD23	CM4 Off, CM0+ Sleep 25 MHz	_	0.3	_	mA	With IMO & FLL
SIDS10	IDD24	CM4 Off, CM0+ Sleep 8 MHz	-	0.2	_	mA	With IMO
Cortex M4.	Low Power Act	tive (LPA) Mode, V _{DD} = 1.7 V to 3.6 V				l	
SIDLPA5	IDD25	Execute from Flash. CM4 LPA 8 MHz, CM0+ LPS 8 MHz	-	0.40	-	mA	With IMO; While (1).
SIDLPA6	IDD26	Execute from Cache. CM4 LPA 8 MHz, CM0+ LPS 8 MHz	_	0.40	-	mA	With IMO; Dhrystone
Cortex M0+	LPA Mode, V _D	_{DD} = 1.7 V to 3.6 V					
SIDLPA7	IDD27	Execute from Flash. CM4 Off, CM0+ LPA 8 MHz	_	0.25	_	mA	With IMO; While (1).
SIDLPA8	IDD28	Execute from Cache. CM4 Off, CM0+ LPA 8 MHz	_	0.25	_	mA	With IMO; Dhrystone
Cortex M4.	Low Power Sle	ep (LPS) Mode, V _{DD} = 1.7 V to 3.6 V					
SIDLPS5	IDD29	CM4 LPS 8 MHz, CM0 LPS 8 MHz	_	0.2	_	mA	LPS mode. With IMO
Cortex M0+	LPS Mode, V	_{DD} = 1.7 V to 3.6 V					
SIDLPS7	IDD31	CM4 Off, CM0+ LPS 8 MHz	_	0.15	_	mA	LPS mode. With IMO
Deep Sleep	Mode						
SIDDS1	IDD33A	With internal Buck enabled and 64K SRAM retention	_	7	_	μA	Max value is at 85 °C
SIDDS1_B	IDD33A_B	With internal Buck enabled and 64K SRAM retention	_	7	-	μA	Max value is at 60 °C
SIDDS2	IDD33B	With internal Buck enabled and 256K SRAM retention	_	9	-	μA	Max value is at 85 °C
SIDDS2_B	IDD33B_B	With internal Buck enabled and 256K SRAM retention	_	9	-	μA	Max value is at 60 °C
Hibernate M	lode		I	1		1	I
SIDHIB1	IDD34		_	300	_	nA	





Table 5. Power Supply Range, CPU Current, and Transition Time Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
Power Mode	Transition Tir	nes					
SID12	TLPACT_ACT	Low Power Active to Active transition time	_	100	_	μS	Including PLL lock time
SID13	TDS_LPACT	Deep Sleep to LP Active transition time	_	_	21	μs	Transition to Firmware execution
SID13A	TDS_ACT	Deep Sleep to Active transition time	_	-	21	μs	Transition to Firmware execution
SID14	THIB_ACT	Hibernate to Active transition time	_	500	_	μS	Including PLL lock time

XRES

Table 6. XRES

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
XRES AC Sp	ecifications	•	•		•		
SID15	TXRES_ACT	XRES release to Active transition time	_	500	_	μs	-
SID16	TXRES_PW	XRES Pulse width	5	-	-	μs	-
XRES DC Sp	ecifications	•	•		•		
SID17	TXRES_IDD	I _{DD} when XRES asserted	-	500	_	nA	_
SID77	V _{IH}	Input Voltage high threshold	0.7 * V _{DD}	-	_	V	CMOS Input
SID78	V _{IL}	Input Voltage low threshold	-	-	0.3 * V _{DD}	V	CMOS Input
SID80	C _{IN}	Input Capacitance	-	3	-	pF	-
SID81	V _{HYSXRES}	Input voltage hysteresis	-	100	_	mV	_
SID82	I _{DIODE}	Current through protection diode to V_{DD}/V_{SS}	_	-	100	μA	-

GPIO

Table 7. GPIO Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
GPIO DC Spe	cifications		•		•		
SID57	V _{IH}	Input voltage high threshold	0.7*V _{DD}	_	-	V	CMOS Input
SID57A	I _{IHS}	Input current when Pad > VDDIO for OVT inputs	_	_	10	μA	Per I ² C Spec
SID58	V _{IL}	Input voltage low threshold	_	_	0.3*V _{DD}	V	CMOS Input
SID241	V _{IH}	LVTTL input, V _{DD} < 2.7 V	0.7*V _{DD}	-	-	V	
SID242	V _{IL}	LVTTL input, V _{DD} < 2.7 V	_	_	0.3*V _{DD}	V	
SID243	V _{IH}	LVTTL input, V _{DD} ≥ 2.7 V	2.0	_	_	V	
SID244	V _{IL}	LVTTL input, V _{DD} ≥ 2.7 V	_	_	0.8	V	
SID59	V _{OH}	Output voltage high level	V _{DD} -0.5	_	_	V	I _{OH} = 8 mA
SID62A	V _{OL}	Output voltage low level	_	-	0.4	V	I _{OL} = 8 mA
SID63	R _{PULLUP}	Pull-up resistor	3.5	5.6	8.5	kΩ	
SID64	R _{PULLDOWN}	Pull-down resistor	3.5	5.6	8.5	kΩ	
SID65	I _{IL}	Input leakage current (absolute value)	_	_	2	nA	25 °C, V _{DD} = 3.0 V

Document Number: 002-18787 Rev. *B Page 25 of 63





Table 7. GPIO Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID65A	I _{IL_CTBM}	Input leakage on CTBm input pins	_	_	4	nA	
SID66	C _{IN}	Input Capacitance	_	_	5	pF	
SID67	V _{HYSTTL}	Input hysteresis LVTTL V _{DD} > 2.7 V	100	0	-	mV	
SID68	V _{HYSCMOS}	Input hysteresis CMOS	0.05*V _{DD}	_	-	mV	
SID69	I _{DIODE}	Current through protection diode to V_{DD}/V_{SS}	_	_	100	μΑ	
SID69A	I _{TOT_GPIO}	Maximum Total Source or Sink Chip Current	_	_	200	mA	
GPIO AC Spe	ecifications		'		•		
SID70	T _{RISEF}	Rise time in Fast Strong Mode. 10% to 90% of V _{DD}	_	_	2.5	ns	Cload = 15 pF, 8mA drive strength
SID71	T _{FALLF}	Fall time in Fast Strong Mode. 10% to 90% of V _{DD}	_	-	2.5	ns	Cload = 15 pF, 8 mA drive strength
SID72	T _{RISES_1}	Rise time in Slow Strong Mode. 10% to 90% of V _{DD}	52	-	142	ns	Cload = 15 pF, 8 mA drive strength, V _{DD} ≤ 2.7 V
SID72A	T _{RISES_2}	Rise time in Slow Strong Mode. 10% to 90% of V _{DD}	48	-	102	ns	Cload = 15 pF, 8 mA drive strength, 2.7 V < $V_{DD} \le 3.6 \text{ V}$
SID73	T _{FALLS_1}	Fall time in Slow Strong Mode. 10% to 90% of V _{DD}	44	-	211	ns	Cload = 15 pF, 8 mA drive strength, V _{DD} ≤ 2.7 V
SID73A	T _{FALLS_2}	Fall time in Slow Strong Mode. 10% to 90% of V _{DD}	42	-	93	ns	Cload = 15 pF, 8 mA drive strength, 2.7 V < $V_{DD} \le 3.6 \text{ V}$
SID73G	T _{FALL_I2C}	Fall time (30% to 70% of V _{DD}) in Slow Strong mode	20*V _{DDIO} /5.5	-	250	ns	Cload = 10 pF to 400 pF, 8-mA drive strength
SID74	F _{GPIOUT1}	GPIO Fout. Fast Strong mode.	_	_	100	MHz	90/10%, 15-pF load, 60/40 duty cycle
SID75	F _{GPIOUT2}	GPIO Fout; Slow Strong mode.	_	-	16.7	MHz	90/10%, 15-pF load, 60/40 duty cycle
SID76	F _{GPIOUT3}	GPIO Fout; Fast Strong mode.	_	-	7	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID245	F _{GPIOUT4}	GPIO Fout; Slow Strong mode.	_	-	3.5	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID246	F _{GPIOIN}	GPIO input operating frequency; 1.71 V \leq V _{DD} \leq 5.5 V	_	-	100	MHz	90/10% V _{IO}

Document Number: 002-18787 Rev. *B Page 26 of 63



Analog Peripherals

Opamp

Table 8. Opamp Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
	I _{DD}	Opamp Block current. No load.	_	_	_		_
SID269	I _{DD_HI}	Power = Hi	_	1300	1500	μΑ	_
SID270	I _{DD_MED}	Power = Med	-	450	600	μΑ	-
SID271	I _{DD_LOW}	Power = Lo	_	250	350	μΑ	-
	GBW	Load = 20 pF, 0.1 mA. V _{DDA} = 2.7 V	Ī	_	_		-
SID272	G _{BW_HI}	Power = Hi	6	_	_	MHz	_
SID273	G _{BW_MED}	Power = Med	4	_	_	MHz	-
SID274	G _{BW_LO}	Power = Lo	ı	1	_	MHz	-
	I _{OUT_MAX}	$V_{DDA} \ge 2.7 \text{ V}$, 500 mV from rail	1	_	_		-
SID275	I _{OUT_MAX_HI}	Power = Hi	10	_	_	mA	_
SID276	I _{OUT_MAX_MID}	Power = Mid	10	_	_	mA	_
SID277	I _{OUT_MAX_LO}	Power = Lo	_	5	_	mA	-
	I _{OUT}	V _{DDA} = 1.71 V, 500 mV from rail	-	_	_		_
SID278	I _{OUT_MAX_HI}	Power = Hi	4	_	_	mA	_
SID279	I _{OUT_MAX_MID}	Power = Mid	4	_	_	mA	-
SID280	I _{OUT_MAX_LO}	Power = Lo	-	2	_	mA	_
SID281	V _{IN}	Input voltage range	0	_	V _{DDA} -0.2	V	_
SID282	V_{CM}	Input common mode voltage	0	_	V _{DDA} -0.2	V	_
	V _{OUT}	V _{DDA} ≥ 2.7V	ı	_	-		_
SID283	V _{OUT_1}	Power = hi, Iload = 10 mA	0.5	_	V _{DDA} -0.5	V	_
SID284	V _{OUT_2}	Power = hi, Iload = 1 mA	0.2	_	V _{DDA} -0.2	V	_
SID285	V _{OUT_3}	Power = med, Iload = 1 mA	0.2	_	V _{DDA} -0.2	V	_
SID286	V _{OUT_4}	Power = Io, Iload = 0.1 mA	0.2	_	V _{DDA} -0.2	V	_
SID287	VOS_UNTR	Offset voltage, untrimmed		_	_	mV	_
SID288	VOS_TR	Offset voltage, trimmed	-1	±0.5	_	mV	High mode, 0.2 to V _{DDA} - 0.2
SID288A	VOS_TR	Offset voltage, trimmed	1	±1	_	mV	Medium mode
SID288B	VOS_TR	Offset voltage, trimmed	1	±2	_	mV	Low mode
SID289	VOS_DR_UNTR	Offset voltage drift, untrimmed	1	_	_	μV/°C	-
SID290	VOS_DR_TR	Offset voltage drift, trimmed	-10	±3	10	μV/°C	High mode, 0.2 to V _{DDA} -0.2
SID290A	VOS_DR_TR	Offset voltage drift, trimmed	_	±10	_	μV/°C	Medium mode
SID290B	VOS_DR_TR	Offset voltage drift, trimmed	_	±10	_	μV/°C	Low mode
SID291	CMRR	DC Common mode rejection ratio	70	80	-	dB	V _{DDD} = 3.3 V
SID292	PSRR	Power supply rejection ratio at 1 kHz, 10-mV ripple	70	85	_	dB	V _{DDD} = 3.3 V
Noise	•		-	_	_		-
SID293	VN1	Input-referred, 1 Hz - 1 GHz, power = Hi	ı	100	-	μVrms	_
SID294	VN2	Input-referred, 1 kHz, power = Hi	1	180	_	nV/rtHz	-



Table 8. Opamp Specifications (continued)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID295	VN3	Input-referred, 10 kHz, power = Hi	_	70	_	nV/rtHz	-
SID296	VN4	Input-referred, 100kHz, power = Hi	_	38	-	nV/rtHz	-
SID297	CLOAD	Stable up to max. load. Performance specs at 50 pF.	1	1	125	pF	_
SID298	SLEW_RATE	Output slew rate	6	-	_	V/µs	Cload = 50 pF, Power = High, V _{DDA} ≥ 2.7 V
SID299	T_OP_WAKE	From disable to enable, no external RC dominating	_	25	_	μs	-
	COMP_MODE	Comparator mode; 50-mV overdrive, Trise = Tfall (approx.)	1		_		_
SID300	TPD1	Response time; power = hi	1	150	_	ns	_
SID301	TPD2	Response time; power = med	_	400	_	ns	
SID302	TPD3	Response time; power = lo	_	2000	_	ns	_
SID303	VHYST_OP	Hysteresis	_	10	-	mV	_
Deep Sleep	Mode	Mode 2 is lowest current range. Mode 1 has higher GBW.					Deep Sleep mode operation: $V_{DDA} \ge 2.7 \text{ V}$. V_{IN} is 0.2 to V_{DDA} -1.5
SID_DS_1	IDD_HI_M1	Mode 1, High current	-	1300	1500	μΑ	Typ at 25 °C
SID_DS_2	IDD_MED_M1	Mode 1, Medium current	_	460	600	μΑ	Typ at 25 °C
SID_DS_3	IDD_LOW_M1	Mode 1, Low current	_	230	350	μΑ	Typ at 25 °C
SID_DS_4	IDD_HI_M2	Mode 2, High current	-	120	_	μΑ	25 °C
SID_DS_5	IDD_MED_M2	Mode 2, Medium current	ı	60	_	μΑ	25 °C
SID_DS_6	IDD_LOW_M2	Mode 2, Low current	-	15	_	μΑ	25 °C
SID_DS_7	GBW_HI_M1	Mode 1, High current	-	4	_	MHz	25 °C
SID_DS_8	GBW_MED_M1	Mode 1, Medium current	ı	2	_	MHz	25 °C
SID_DS_9	GBW_LOW_M1	Mode 1, Low current	-	0.5	_	MHz	25 °C
SID_DS_10	GBW_HI_M2	Mode 2, High current	1	0.5	_	MHz	20-pF load, no DC load 0.2 V to V _{DDA} -1.5 V
SID_DS_11	GBW_MED_M2	Mode 2, Medium current	1	0.2	_	MHz	20-pF load, no DC load 0.2 V to V _{DDA} -1.5 V
SID_DS_12	GBW_LOW_M2	Mode 2, Low current	1	0.1	_	MHz	20-pF load, no DC load 0.2 V to V _{DDA} -1.5 V
SID_DS_13	VOS_HI_M1	Mode 1, High current	_	5	_	mV	With trim 25 °C, 0.2 V to V _{DDA} -1.5 V
SID_DS_14	VOS_MED_M1	Mode 1, Medium current	_	5	_	mV	With trim 25 °C, 0.2 V to V _{DDA} -1.5 V
SID_DS_15	VOS_LOW_M1	Mode 1, Low current	-	5	_	mV	With trim 25 °C, 0.2 V to V _{DDA} -1.5 V
SID_DS_16	VOS_HI_M2	Mode 2, High current	_	5	_	mV	With trim 25 °C, 0.2 V to V _{DDA} -1.5 V
SID_DS_17	VOS_MED_M2	Mode 2, Medium current	-	5	_	mV	With trim 25 °C, 0.2 V to V _{DDA} -1.5 V
SID_DS_18	VOS_LOW_M2	Mode 2, Low current	_	5	_	mV	With trim 25 °C, 0.2 V to V _{DDA} -1.5 V





Table 8. Opamp Specifications (continued)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID_DS_19	IOUT_HI_M1	Mode 1, High current	_	10	-	mA	Output is 0.5 V to V _{DDA} -0.5 V
SID_DS_20	IOUT_MED_M1	Mode 1, Medium current	_	10	-	mA	Output is 0.5 V to V _{DDA} -0.5 V
SID_DS_21	IOUT_LOW_M1	Mode 1, Low current	_	4	-	mA	Output is 0.5 V to V _{DDA} -0.5 V
SID_DS_22	IOUT_HI_M2	Mode 2, High current	1	1	ı	mA	Output is 0.5 V to V _{DDA} -0.5 V
SID_DS_23	IOU_MED_M2	Mode 2, Medium current	1	1	ı	mA	Output is 0.5 V to V _{DDA} -0.5 V
SID_DS_24	IOU_LOW_M2	Mode 2, Low current	_	0.5	_	mA	Output is 0.5 V to V _{DDA} -0.5 V

Table 9. Low-Power (LP) Comparator Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
LP Compa	rator DC Specific	ations					
SID84	V _{OFFSET1}	Input offset voltage. Normal power mode.	-10	-	10	mV	_
SID85A	V _{OFFSET2}	Input offset voltage. Low-power mode.	-25	±12	25	mV	-
SID85B	V _{OFFSET3}	Input offset voltage. Ultra low-power mode.	-25	±12	25	mV	_
SID86	V _{HYST1}	Hysteresis when enabled in Normal mode	-	_	60	mV	_
SID86A	V _{HYST2}	Hysteresis when enabled in Low-power mode	-	-	80	mV	-
SID87	V _{ICM1}	Input common mode voltage in Normal mode	0	_	V _{DDIO1} -0.1	٧	_
SID247	V _{ICM2}	Input common mode voltage in Low power mode	0	-	V _{DDIO1} -0.1	V	-
SID247A	V _{ICM3}	Input common mode voltage in Ultra low power mode	0	-	V _{DDIO1} -0.1	V	-
SID88	CMRR	Common mode rejection ratio in Normal power mode	50	-	-	dB	-
SID89	I _{CMP1}	Block Current, Normal mode	-	_	150	μΑ	-
SID248	I _{CMP2}	Block Current, Low power mode	-	_	10	μΑ	-
SID259	I _{CMP3}	Block Current in Ultra low-power mode	-	0.3	0.85	μA	-
SID90	ZCMP	DC Input impedance of comparator	35	_	-	МΩ	-
LP Compa	rator AC Specific	ations					
SID91	T _{RESP1}	Response time, Normal mode, 100 mV overdrive	-	_	100	ns	-
SID258	T _{RESP2}	Response time, Low power mode, 100 mV overdrive	_		1000	ns	-

Document Number: 002-18787 Rev. *B Page 29 of 63





Table 9. Low-Power (LP) Comparator Specifications (continued)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID92	T _{RESP3}	Response time, Ultra-low power mode, 100 mV overdrive	_	ı	20	μs	-
SID92E	T_CMP_EN1	Time from Enabling to operation	_	ı	10	μs	Normal and Low-power modes
SID92F	T_CMP_EN2	Time from Enabling to operation	ı	-	50	μs	Ultra low-power mode

Table 10. Temperature Sensor Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID93	T _{SENSACC}	Temperature sensor accuracy	- 5	±1	5	°C	–40 to +85 °C

Table 11. Internal Reference Specification

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID93R	V_{REFBG}	_	1.188	1.2	1.212	V	_

SAR ADC

Table 12. 12-bit SAR ADC DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID94	A_RES	SAR ADC Resolution	_	_	12	bits	-
SID95	A_CHNLS_S	Number of channels - single ended	_	-	16	-	8 full speed.
SID96	A-CHNKS_D	Number of channels - differential	_	-	8	-	Diff inputs use neighboring I/O
SID97	A-MONO	Monotonicity	_	_	-	_	Yes
SID98	A_GAINERR	Gain error	_	_	±0.2	%	With external reference.
SID99	A_OFFSET	Input offset voltage	_	_	2	mV	Measured with 1-V reference
SID100	A_ISAR_1	Current consumption at 1 Msps	_	_	1	mA	At 1 Msps. External Bypass Cap.
SID100A	A_ISAR_2	Current consumption at 1 Msps. Reference = V _{DD}	_	_	1.25	mA	At 1 Msps. External Bypass Cap.
SID101	A_VINS	Input voltage range - single-ended	Vss	_	V_{DDA}	V	_
SID102	A_VIND	Input voltage range - differential	Vss	_	V_{DDA}	V	_
SID103	A_INRES	Input resistance	-	_	2.2	ΚΩ	_
SID104	A_INCAP	Input capacitance	_	_	10	pF	-

Table 13. 12-bit SAR ADC AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID106	A_PSRR	Power supply rejection ratio	70	1	1	dB	
SID107	A_CMRR	Common mode rejection ratio	66	-	_	dB	Measured at 1 V
One Mega	sample per s	econd mode					
SID108	A_SAMP_1	Sample rate with external reference bypass cap.	_	_	1	Msps	

Document Number: 002-18787 Rev. *B Page 30 of 63





Table 13. 12-bit SAR ADC AC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID108A	A_SAMP_2	Sample rate with no bypass cap.; Reference = V _{DD}	-	1	250	ksps	
SID108B	A_SAMP_3	Sample rate with no bypass cap. Internal reference.	-	ı	100	ksps	
SID109	A_SINAD	Signal-to-noise and Distortion ratio (SINAD). V _{DDA} = 2.7 V to 3.6 V, 1 Msps	65	-	_	dB	Fin = 10 kHz
SID111A	A_INL	Integral Non Linearity. V _{DDA} = 2.7 to 3.6 V, 1 Msps	-2	-	2	LSB	V _{REF} = 1.2 to V _{DDA}
SID112A	A_DNL	Differential Non Linearity. V _{DDA} = 2.7 to 3.6 V, 1 Msps	-1	1	1	LSB	V _{REF} = 1.2 to V _{DDA}
SID113	A_THD	Total harmonic distortion. V _{DDA} = 2.7 to 3.6 V, 1 Msps	-	_	- 65	dB	Fin = 10 kHz

Table 14. 12-bit DAC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
12-bit DAC	DC Specification	าร					
SID108D	DAC_RES	DAC resolution	-	-	12	bits	
SID111D	DAC_INL	Integral Non-Linearity	-4	-	4	LSB	
SID112D	DAC_DNL	Differential Non Linearity	-2	-	2	LSB	Monotonic to 11 bits.
SID99D	DAC_OFFSET	Output Voltage zero offset error	-10	-	10	mV	For 000 (hex)
SID103D	DAC_OUT_RES	DAC Output Resistance	-	15	-	kΩ	
SID100D	DAC_IDD	DAC Current			125	μA	
SID101D	DAC_QIDD	DAC Current when DAC stopped			1	μA	
12-bit DAC	AC Specification	าร	•		•		
SID109D	DAC_CONV	DAC Settling time			2	μS	Driving through CTBm buffer; 25-pF load
SID110D	DAC_Wakeup	Time from Enabling to ready for conversion			10	μS	

Document Number: 002-18787 Rev. *B Page 31 of 63



CSD

Table 15. CapSense Sigma-Delta (CSD) Specifications

Table 13. Cap	Jense Sigina-D	elta (CSD) Specifications					
Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
CSD V2 Speci	fications						
SYS.PER#3	VDD_RIPPLE	Max allowed ripple on power supply, DC to 10 MHz	_	-	±50	mV	V _{DDA} > 2 V (with ripple), 25 °C T _A , Sensitivity = 0.1 pF
SYS.PER#16	VDD_RIPPLE_ 1.8	Max allowed ripple on power supply, DC to 10 MHz	-	_	±25	mV	V_{DDA} > 1.75 V (with ripple), 25 ° C T _A , Parasitic Capacitance (C _P) < 20 pF, Sensitivity \geq 0.4 pF
SID.CSD.BLK	ICSD	Maximum block current			4500	μΑ	
SID.CSD#15	VREF	Voltage reference for CSD and Comparator	0.6	1.2	V _{DDA} - 0.6	>	V _{DDA} - 0.6, whichever is lower
SID.CSD#15A	VREF_EXT	External Voltage reference for CSD and Comparator	0.6		V _{DDA} - 0.6	V	V _{DDA} - 0.6, whichever is lower
SID.CSD#16	IDAC1IDD	IDAC1 (7-bits) block current	_	_	1900	μΑ	
SID.CSD#17	IDAC2IDD	IDAC2 (7-bits) block current	-	_	1900	μΑ	
SID308	VCSD	Voltage range of operation	1.7	_	3.6	>	1.71 to 3.6 V
SID308A	VCOMPIDAC	Voltage compliance range of IDAC	0.6	_	V _{DDA} -0.6	>	V _{DDA} - 0.6, whichever is lower
SID309	IDAC1DNL	DNL	-1	_	1	LSB	
SID310	IDAC1INL	INL	-3	-	3	LSB	If V _{DDA} < 2 V then for LSB of 2.4 μA or less
SID311	IDAC2DNL	DNL	–1	_	1	LSB	
SID312	IDAC2INL	INL	- 3	_	3	LSB	If V_{DDA} < 2 V then for LSB of 2.4 μ A or less
SNRC of the fo	ollowing is Rati	o of counts of finger to noise. Gua	aranteed	d by cha	racterizat	ion	
SID313_1A	SNRC_1	SRSS Reference. IMO + FLL Clock Source. 0.1-pF sensitivity	5	_	_	Ratio	9.5-pF max. capacitance
SID313_1B	SNRC_2	SRSS Reference. IMO + FLL Clock Source. 0.3-pF sensitivity	5	_	_	Ratio	31-pF max. capacitance
SID313_1C	SNRC_3	SRSS Reference. IMO + FLL Clock Source. 0.6-pF sensitivity	5	_	_	Ratio	61-pF max. capacitance
SID313_2A	SNRC_4	PASS Reference. IMO + FLL Clock Source. 0.1-pF sensitivity	5	_	_	Ratio	12-pF max. capacitance
SID313_2B	SNRC_5	PASS Reference. IMO + FLL Clock Source. 0.3-pF sensitivity	5	_	_	Ratio	47-pF max. capacitance
SID313_2C	SNRC_6	PASS Reference. IMO + FLL Clock Source. 0.6-pF sensitivity	5	_	_	Ratio	86-pF max. capacitance
SID313_3A	SNRC_7	PASS Reference. IMO + PLL Clock Source. 0.1-pF sensitivity	5	_	_	Ratio	27-pF max. capacitance
SID313_3B	SNRC_8	PASS Reference. IMO + PLL Clock Source. 0.3-pF sensitivity	5	_	_	Ratio	86-pF max. capacitance
SID313_3C	SNRC_9	PASS Reference. IMO + PLL Clock Source. 0.6-pF sensitivity	5	_	_	Ratio	168-pF Max. capacitance
SID314	IDAC1CRT1	Output current of IDAC1 (7 bits) in low range	4.2		5.7	μΑ	LSB = 37.5-nA typ



Table 15. CapSense Sigma-Delta (CSD) Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID314A	IDAC1CRT2	Output current of IDAC1(7 bits) in medium range	34		46	μA	LSB = 300 nA typ.
SID314B	IDAC1CRT3	Output current of IDAC1(7 bits) in high range	270		365	μΑ	LSB = 2.4 uA typ.
SID314C	IDAC1CRT12	Output current of IDAC1 (7 bits) in low range, 2X mode	8		11.4	μA	LSB = 37.5nA typ. 2X output stage
SID314D	IDAC1CRT22	Output current of IDAC1(7 bits) in medium range, 2X mode	67		91	μA	LSB = 300 nA typ. 2X output stage
SID314E	IDAC1CRT32	Output current of IDAC1(7 bits) in high range, 2X mode. V _{DDA} > 2 V	540		730	μΑ	LSB = 2.4 uA typ.2X output stage
SID315	IDAC2CRT1	Output current of IDAC2 (7 bits) in low range	4.2		5.7	μΑ	LSB = 37.5nA typ.
SID315A	IDAC2CRT2	Output current of IDAC2 (7 bits) in medium range	34		46	μΑ	LSB = 300 nA typ.
SID315B	IDAC2CRT3	Output current of IDAC2 (7 bits) in high range	270		365	μΑ	LSB = 2.4 uA typ.
SID315C	IDAC2CRT12	Output current of IDAC2 (7 bits) in low range, 2X mode	8		11.4	μA	LSB = 37.5nA typ. 2X output stage
SID315D	IDAC2CRT22	Output current of IDAC2(7 bits) in medium range, 2X mode	67		91	μA	LSB = 300 nA typ. 2X output stage
SID315E	IDAC2CRT32	Output current of IDAC2(7 bits) in high range, 2X mode. V _{DDA} > 2V	540		730	μA	LSB = 2.4 uA typ.2X output stage
SID315F	IDAC3CRT13	Output current of IDAC in 8-bit mode in low range	8		11.4	μΑ	LSB = 37.5nA typ.
SID315G	IDAC3CRT23	Output current of IDAC in 8-bit mode in medium range	67		91	μA	LSB = 300-nA typ.
SID315H	IDAC3CRT33	Output current of IDAC in 8-bit mode in high range. V _{DDA} > 2V	540		730	μΑ	LSB = 2.4-μA typ.
SID320	IDACOFFSET	All zeroes input	_	_	1	LSB	Polarity set by Source or Sink
SID321	IDACGAIN	Full-scale error less offset	_	_	±15	%	LSB = 2.4-µA typ.
SID322	IDACMISMAT CH1	Mismatch between IDAC1 and IDAC2 in Low mode	-	_	9.2	LSB	LSB = 37.5-nA typ.
SID322A	IDACMISMAT CH2	Mismatch between IDAC1 and IDAC2 in Medium mode	-	_	6	LSB	LSB = 300-nA typ.
SID322B	IDACMISMAT CH3	Mismatch between IDAC1 and IDAC2 in High mode	-	_	5.8	LSB	LSB = 2.4-μA typ.
SID323	IDACSET8	Settling time to 0.5 LSB for 8-bit IDAC	-	_	10	μs	Full-scale transition. No external load.
SID324	IDACSET7	Settling time to 0.5 LSB for 7-bit IDAC	-	_	10	μs	Full-scale transition. No external load.
SID325	CMOD	External modulator capacitor.	-	2.2	_	nF	5-V rating, X7R or NP0 cap.

Document Number: 002-18787 Rev. *B Page 33 of 63





Table 16. CSD ADC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SIDA94	A_RES	Resolution	-	-	10	bits	Auto-zeroing is required every millisecond
SIDA95	A_CHNLS_S	Number of channels - single ended	-	-	16		Defined by AMUX Bus
SIDA97	A-MONO	Monotonicity	-	-	-	Yes	-
SIDA98	A_GAINERR	Gain error	1	-	TBD	%	-
SIDA99	A_OFFSET	Input offset voltage	_	_	TBD	mV	-
SIDA100	A_ISAR	Current consumption	_	-	TBD	mA	-
SIDA101	A_VINS	Input voltage range - single ended	V_{SSA}	_	V_{DDA}	V	-
SIDA103	A_INRES	Input resistance	-	2.2	-	ΚΩ	-
SIDA104	A_INCAP	Input capacitance	-	20	-	pF	-
SIDA106	A_PSRR	Power supply rejection ratio	TBD	-	_	dB	-
SIDA107	A_TACQ	Sample acquisition time	1	1	_	μs	-
SIDA108	A_CONV8	Conversion time for 8-bit resolution at conversion rate = Fhclk/(2^(N+2)). Clock frequency = 48 MHz.	_	-	21.3	μs	Does not include acquisition time. Equivalent to 44.8 ksps including acquisition time.
SIDA108A	A_CONV10	Conversion time for 10-bit resolution at conversion rate = Fhclk/(2^(N+2)). Clock frequency = 48 MHz.	-	-	85.3	μs	Does not include acquisition time. Equivalent to 11.6 ksps including acquisition time.
SIDA109	A_SND	Signal-to-noise and Distortion ratio (SINAD)	TBD	-	_	dB	-
SIDA110	A_BW	Input bandwidth without aliasing	ı	-	22.4	kHz	8-bit resolution
SIDA111	A_INL	Integral Non Linearity. 1 ksps.	-	_	2	LSB	Vref = 2.4 V or greater
SIDA112	A_DNL	Differential Non Linearity. 1 ksps.	ı	-	1	LSB	

Document Number: 002-18787 Rev. *B Page 34 of 63



Digital Peripherals

Table 17. Timer/Counter/PWM (TCPWM) Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.TCPWM.1	ITCPWM1	Block current consumption at 8 MHz	-	_	70	μA	All modes (TCPWM)
SID.TCPWM.2	ITCPWM2	Block current consumption at 24 MHz	-	_	180	μA	All modes (TCPWM)
SID.TCPWM.2A	ITCPWM3	Block current consumption at 50 MHz	-	_	270	μA	All modes (TCPWM)
SID.TCPWM.2B	ITCPWM4	Block current consumption at 100 MHz	_	_	540	μA	All modes (TCPWM)
SID.TCPWM.3	TCPWMFREQ	Operating frequency	_	_	100	MHz	Fc max = Fcpu Maximum = 100 MHz
SID.TCPWM.4	TPWMENEXT	Input Trigger Pulse Width for all Trigger Events	2/Fc	_	_	ns	Trigger Events can be Stop, Start, Reload, Count, Capture, or Kill depending on which mode of operation is selected.
SID.TCPWM.5	TPWMEXT	Output Trigger Pulse widths	1.5/Fc	_	_	ns	Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) trigger outputs
SID.TCPWM.5A	TCRES	Resolution of Counter	1/Fc	_	_	ns	Minimum time between successive counts
SID.TCPWM.5B	PWMRES	PWM Resolution	1/Fc	_	_	ns	Minimum pulse width of PWM Output
SID.TCPWM.5C	QRES	Quadrature inputs resolution	2/Fc	-	_	ns	Minimum pulse width between Quadrature phase inputs. Delays from pins should be similar.

Table 18. Serial Communication Block (SCB) Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
Fixed I2C DC S	pecifications						
SID149	II2C1	Block current consumption at 100 kHz	_	_	30	μA	
SID150	II2C2	Block current consumption at 400 kHz	-	-	80	μA	
SID151	II2C3	Block current consumption at 1 Mbps	_	_	180	μΑ	
SID152	II2C4	I2C enabled in Deep Sleep mode	-	_	1.4	μΑ	
Fixed I2C AC S	pecifications						
SID153	FI2C1	Bit Rate	_	_	1	Mbps	
Fixed UART DO	C Specifications						
SID160	IUART1	Block current consumption at 100 Kbps	-	-	30	μA	
SID161	IUART2	Block current consumption at 1000 Kbps	1	-	180	μA	
Fixed UART AC	C Specifications						
SID162	FUART	Bit Rate	-	-	1	Mbps	
Fixed SPI DC S	pecifications						
SID163	ISPI1	Block current consumption at 1Mbps	-	-	220	μA	
SID164	ISPI2	Block current consumption at 4 Mbps	ı	-	340	μA	
SID165	ISPI3	Block current consumption at 8 Mbps	_	-	360	μA	





 Table 18. Serial Communication Block (SCB) Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions				
SID165A	ISP14	Block current consumption at 25 Mbps	_	_	800	μA					
	Fixed SPI AC Specifications for LP Mode (1.1 V) unless noted otherwise										
SID166	FSPI	SPI Operating frequency Master and Externally Clocked Slave	-	_	25	MHz	14-MHz max for ULP (0.9 V) mode				
SID166A	FSPI_IC	SPI Slave Internally Clocked	-	_	15	MHz	5 MHz max for ULP (0.9 V) mode				
Fixed SPI Master mode AC Specifications for LP Mode (1.1 V) unless noted otherwise											
SID167	TDMO	MOSI Valid after SClock driving edge	_	_	12	ns	20ns max for ULP (0.9 V) mode				
SID168	TDSI	MISO Valid before SClock capturing edge	5	_	_	ns	Full clock, late MISO sampling				
SID169	THMO	MOSI data hold time	0	_	-	ns	Referred to Slave capturing edge				
Fixed SPI Slave	e mode AC Spec	ifications for LP Mode (1.1 V) unless no	ted o	therw	ise						
SID170	TDMI	MOSI Valid before Sclock Capturing edge	5	_	_	ns					
SID171A	TDSO_EXT	MISO Valid after Sclock driving edge in Ext. Clk. mode	-	_	20	ns	35ns max. for ULP (0.9 V) mode				
SID171	TDSO	MISO Valid after Sclock driving edge in Internally Clk. Mode	-	_	TDSO _EXT + 3*Tscb	ns	Tscb is Serial Comm Block clock period.				
SID171B	TDSO	MISO Valid after Sclock driving edge in Internally Clk. Mode with Median filter enabled.	_	_	TDSO _EXT + 4*Tscb	ns	Tscb is Serial Comm Block clock period.				
SID172	THSO	Previous MISO data hold time	5	_	_	ns					
SID172A	TSSELSCK1	SSEL Valid to first SCK Valid edge	65	_	_	ns					
SID172B	TSSELSCK2	SSEL Hold after Last SCK Valid edge	_	_	65	ns					

LCD Specifications

Table 19. LCD Direct Drive DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID154	I _{LCDLOW}	Operating current in low-power mode	-	5	-	μΑ	16 × 4 small segment display at 50 Hz
SID155	C _{LCDCAP}	LCD capacitance per segment/common driver	_	500	5000	pF	-
SID156	LCD _{OFFSET}	Long-term segment offset	_	20	_	mV	-
SID157	I _{LCDOP1}	PWM Mode current. 3.3-V bias. 8-MHz IMO. 25 °C.	_	0.6	_	mA	32 × 4 segments 50 Hz
SID158	I _{LCDOP2}	PWM Mode current. 3.3-V bias. 8-MHz IMO. 25 °C.	_	0.5	-	mA	32 × 4 segments 50 Hz

Table 20. LCD Direct Drive AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID159	F _{LCD}	LCD frame rate	10	50	150	Hz	-

Document Number: 002-18787 Rev. *B Page 36 of 63





Memory

Table 21. Flash DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID173	V _{PE}	Erase and program voltage	1.71	-	3.6	V	_

Table 22. Flash AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID174	T _{ROWWRITE} ^[2]	Row (block) write time (erase and program)	_	_	16	ms	Row (block) = 512 bytes
SID175	T _{ROWERASE} ^[2]	Row erase time	_	_	11	ms	_
SID176	T _{ROWPROGRAM} ^[2]	Row program time after erase	-	-	5	ms	_
SID178	T _{BULKERASE} ^[2]	Bulk erase time (1024 KB)	_	_	11	ms	-
SID179	TSECTORERASE	Sector erase time (256 KB)	_	_	11	ms	512 rows per sector
SID178S	TSSERIAE	Sub-Sector erase time	_	-	11	ms	8 rows per sub-sector
SID179S	TSSWRITE	Sub-Sector write time; 1 erase plus 8 program times	_	_	51	ms	-
SID180S	TSWRITE	Sector write time; 1 erase plus 512 program times			2.6	seconds	-
SID180	T _{DEVPROG} ^[2]	Total device program time	_	_	15	seconds	For 256 KB
SID181	F _{END}	Flash endurance	100 K	_	_	cycles	_
SID182	FRET	Flash Retention. Ta ≤ 55 °C, 100K P/E cycles	20	_	-	years	-
SID182a		Flash Retention. Ta ≤ 85 °C, 10K P/E cycles	10	-	-	years	-
SID256	TWS100	Number of Wait states at 100 MHz	3	_	_		-
SID257	TWS50	Number of Wait states at 50 MHz	2	_	_		_

Note

Document Number: 002-18787 Rev. *B Page 37 of 63

^{2.} It can take as much as 16 milliseconds to write to flash. During this time, the device should not be reset, or flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.





System Resources

Table 23. PSoC 6 System Resources

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
Power-On-F	Reset with Brown	n-out DC Specifications					
Precise PO	R(PPOR)						
SID190	VFALLPPOR	BOD trip voltage in Active and Sleep modes. V _{DDD} .	1.59	_	_	V	BOD Reset guaranteed for levels below 1.59 V of 30 ns or greater duration
SID192	VFALLDPSLP	BOD trip voltage in Deep Sleep. V _{DDD}	1.54	_	_	V	-
SID192A	VDDRAMP	Maximum power supply ramp rate (any supply)	-	-	100	mV/μs	Active Mode
POR with B	rown-out AC Sp	ecification	•	•	•		
SID194	TPPOR_TR	PPOR Response time in Active and Sleep modes	_	_	30	ns	BOD Reset guaranteed for levels below 1.59 V of 30 ns or greater duration
SID194A	VDDRAMP_DS	Maximum power supply ramp rate (any supply) in Deep Sleep	_	_	10	mV/μs	BOD operation guaranteed
Voltage Mo	nitors DC Specif	ications	•				
SID195R	VHVD0		1.18	1.23	1.27	V	-
SID195	VHVDI1		1.38	1.43	1.47	V	_
SID196	VHVDI2		1.57	1.63	1.68	V	-
SID197	VHVDI3		1.76	1.83	1.89	V	-
SID198	VHVDI4		1.95	2.03	2.1	V	-
SID199	VHVDI5		2.05	2.13	2.2	V	-
SID200	VHVDI6		2.15	2.23	2.3	V	-
SID201	VHVDI7		2.24	2.33	2.41	V	-
SID202	VHVDI8		2.34	2.43	2.51	V	-
SID203	VHVDI9		2.44	2.53	2.61	V	-
SID204	VHVDI10		2.53	2.63	2.72	V	-
SID205	VHVDI11		2.63	2.73	2.82	V	_
SID206	VHVDI12		2.73	2.83	2.92	V	-
SID207	VHVDI13		2.82	2.93	3.03	V	-
SID208	VHVDI14		2.92	3.03	3.13	V	-
SID209	VHVDI15		3.02	3.13	3.23	V	-
SID211	LVI_IDD	Block current	_	5	15	μA	-
Voltage Mo	nitors AC Specif	ication					
SID212	TMONTRIP	Voltage monitor trip time	_	_	170	ns	_

Document Number: 002-18787 Rev. *B Page 38 of 63





SWD Interface

Table 24. SWD and Trace Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions				
SWD and Tr	WD and Trace Interface										
SID214	F_SWDCLK2	1.7 V <= V _{DDD} <= 3.6 V	_	_	25	MHz	LP Mode; V _{CCD} = 1.1 V				
SID214L	F_SWDCLK2L	1.7 V <= V _{DDD} <= 3.6 V	_	_	12	MHz	ULP Mode. V _{CCD} = 0.9 V.				
SID215	T_SWDI_SETUP	T = 1/f SWDCLK	0.25*T	_	_	ns					
SID216	T_SWDI_HOLD	T = 1/f SWDCLK	0.25*T	-	_	ns					
SID217	T_SWDO_VALID	T = 1/f SWDCLK	_	_	0.5*T	ns					
SID217A	T_SWDO_HOLD	T = 1/f SWDCLK	1	_	_	ns					
SID214T	F_TRCLK_LP1	With Trace Data setup/hold times of 2/1 ns respectively	_	_	75	MHz	LP Mode. V _{DD} = 1.1 V				
SID215T	F_TRCLK_LP2	With Trace Data setup/hold times of 3/2 ns respectively	_	_	70	MHz	LP Mode. V _{DD} = 1.1 V				
SID216T	F_TRCLK_ULP	With Trace Data setup/hold times of 3/2 ns respectively		_	25	MHz	ULP Mode. V _{DD} = 0.9 V				

Internal Main Oscillator

Table 25. IMO DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID218	I _{IMO1}	IMO operating current at 8 MHz	-	9	15	μΑ	_

Table 26. IMO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID223	F _{IMOTOL1}	Frequency variation centered on 8 MHz	1	1	±1	%	_
SID226	T _{STARTIMO}	IMO startup time	_	_	6	116	Startup time to 99% of final frequency
SID227	T _{JITR}	Cycle-to-Cycle and Period jitter	_	250	_	ps	-

Internal Low-Speed Oscillator

Table 27. ILO DC Specification

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID231	I _{ILO2}	ILO operating current at 32 kHz	1	0.3	0.7	μΑ	-

Table 28. ILO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID234	T _{STARTILO1}	ILO startup time	_	-	5	110	Startup time to 95% of final frequency
SID236	T _{LIODUTY}	ILO Duty cycle	45	50	55	%	-
SID237	F _{ILOTRIM1}	32-kHz trimmed frequency	28.8	32	35.2	kHz	±10% variation

Document Number: 002-18787 Rev. *B Page 39 of 63





Crystal Oscillator Specifications

Table 29. ECO Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions				
MHz ECO	MHz ECO DC Specifications										
SID316	IDD_MHz	Block operating current with Cload up to 18 pF	_	800	1600	μA	Max = 33 MHz, Type = 16 MHz				
MHz ECO	AC Specifications										
SID317	F_MHz	Crystal frequency range	4	_	33	MHz	_				
kHz ECO	DC Specification										
SID318	ldd_kHz	Block operating current with 32-kHz crystal	_	0.38	1	μA	-				
SID321E	ESR32K	Equivalent Series Resistance	-	80	_	kΩ	-				
SID322E	PD32K	Drive level	-	_	1	μW	_				
kHz ECO	AC Specification										
SID319	F_kHz	32-kHz trimmed frequency	_	32.768	_	KHz	_				
SID320	Ton_kHz	Startup time	_	_	500	ms	-				
SID320E	FTOL32K	Frequency tolerance	_	50	250	ppm	_				

External Clock Specifications

Table 30. External Clock Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID305	EXTCLKFREQ	External Clock input Frequency	0	_	100	MHz	_
SID306	EXTCLKDUTY	Duty cycle; Measured at VDD/2	45	-	55	%	_

Table 31. PLL Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID305P	PLL_LOCK	Time to achieve PLL Lock	-	16	50	μs	_
SID306P	PLL_OUT	Output frequency from PLL Block	_	_	150	MHz	_
SID307P	PLL_IDD	PLL Current	1	0.55	1.1	mA	Typ. at 100 MHz out.

Table 32. Clock Source Switching Time

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID262	TCLKSWITCH	Clock switching from clk1 to clk2 in clock periods	-	-	4 clk1 + 3 clk2	periods	-

Document Number: 002-18787 Rev. *B Page 40 of 63



Table 33. Frequency Locked Loop (FLL) Specifications^[3]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID450	FLL_RANGE	Input frequency range.	0.001	ı	100	MHz	Lower limit allows lock to USB SOF signal (1 kHz). Upper limit is for External input.
SID451	FLL_OUT_DIV2	Output frequency range. VCCD = 1.1V	24.00	-	100.00	MHz	Output range of FLL divided-by-2 output
SID451A	FLL_OUT_DIV2	Output frequency range. VCCD = 0.9V	24.00	-	25.00	MHz	Output range of FLL divided-by-2 output
SID452	FLL_DUTY_DIV2	Divided-by-2 output; High or Low	47.00	-	53.00	%	
SID453	FLL_OUT_UNDIV	Undivided output of FLL. VCCD =1.1V	48.00	-	200.00	MHz	Undivided FLL output
SID453A	FLL_OUT_UNDIV	Undivided output of FLL. VCCD = 0.9V	48.00	-	50.00	MHz	Undivided FLL output
SID454	FLL_STARTUP	Time from stable input clock to 1% of final value	-	-	5.00	μs	With IMO input
SID455	FLL_JITTER	Period jitter (1 sigma)	50.00	_	12.00	pS	50 ps at 48 MHz, 12 pS at 200 MHz
SID456	FLL_CURRENT	CCO + Logic current	_	_	5.50	μΑ/MHz	_

Table 34. UDB AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
Data Path I	Performance						
SID249	F _{MAX-TIMER}	Max frequency of 16-bit timer in a UDB pair	_	-	100	MHz	-
SID250	F _{MAX-ADDER}	Max frequency of 16-bit adder in a UDB pair	_	_	100	MHz	-
SID251	F _{MAX_CRC}	Max frequency of 16-bit CRC/PRS in a UDB pair	_	-	100	MHz	-
PLD Perfor	rmance in UDB						
SID252	F _{MAX_PLD}	Max frequency of 2-pass PLD function in a UDB pair	-	-	100	MHz	-
Clock to O	utput Performance						
SID253	T _{CLK_OUT_UDB1}	Prop. delay for clock in to data out	_	5	-	ns	-
UDB Port A	Adaptor Specification	ons					
Conditions:	10 pF load, 3V VDD	NO and VDDD					
SID263	TLCLKDO	LCLK to Output delay	-	_	11	ns	_
SID264	TDINLCLK	Input setup time to LCLCK rising edge	-	-	7	ns	-
SID265	TDINLCLKHLD	Input hold time from LCLK rising edge	5	_	_	ns	_
SID266	TLCLKHIZ	LCLK to Output tristated	-	_	28	ns	_
SID267	TFLCLK	LCLK frequency	-	_	33	MHz	_
SID268	TLCLKDUTY	LCLK duty cycle (percentage high)	40%	_	60%	%	_

Page 41 of 63 Document Number: 002-18787 Rev. *B

Note
3. The undivided output of the FLL must be a minimum of 2.5X the input frequency.



Table 35. USB Specifications (USB requires LP Mode 1.1V internal supply)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions					
USB Block	USB Block Specifications											
SID322U	Vusb_3.3	Device supply for USB operation	3.15	_	3.6	V	USB Configured, USB Reg. bypassed					
SID323U	Vusb_3.3	Device supply for USB operation (functional operation only)	2.85	_	3.6	V	USB Configured, USB Reg. bypassed					
SID325U	lusb_config	Device supply current in Active mode	_	8	_	mA	VDDD = 3.3 V					
SID328	lsub_suspend	Device supply current in Sleep mode	_	0.5	_	mA	VDDD = 3.3 V, PICU wakeup					
SID329	lsub_suspend	Device supply current in Sleep mode	_	0.3	_	mA	VDDD = 3.3 V, Device disconnected					
SID330U	USB_Drive_Res	USB driver impedance	28	-	44	Ω	Series resistors are on chip					
SID331U	USB_Pulldown	USB pull-down resistors in Host mode	14.25	_	24.8	kΩ	-					
SID332U	USB_Pullup_Idle	Idle mode range	900	_	1575	Ω	Bus idle					
SID333U	USB_Pullup	Active mode	1425	_	3090	Ω	Upstream device transmitting					

Table 36. QSPI Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions			
SMIF QSPI	SMIF QSPI Specifications									
SID390Q	Fsmifclock	SMIF QSPI output clock frequency	80	_	_	MHz	_			
SID391Q	Tsetup	Input data set-up time with respect to clock capturing edge	4.5	-	_	ns	_			
SID392Q	Tdatahold	Input data hold time with respect to clock capturing edge	0	-	_	ns	_			
SID393Q	Tdataoutvalid	Output data valid time with respect to clock falling edge	_	-	3.7	ns	_			
SID394Q	Tholdtime	Output data hold time with respect to clock rising edge	3	-	-	ns	-			
SID395Q	Tseloutvalid	Output Select valid time with respect to clock falling edge	_	-	7.5	ns	_			
SID396Q	Tselouthold	Output Select hold time with respect to clock rising edge	Tsclk	_	_	ns	Tsclk = Fsmifclk cycle time			

Document Number: 002-18787 Rev. *B Page 42 of 63



Table 37. Audio Subsystem Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
Audio Sub	system specifica	itions					1
PDM Speci	fications						
SID400P	PDM_IDD1	PDM Active current, Stereo operation, 1-MHz clock	1	175	-	μА	16-bit audio at 16 ksps
SID401	PDM_IDD2	PDM Active current, Stereo operation, 3-MHz clock	_	600	_	μА	24-bit audio at 48 ksps
SID402	PDM_JITTER	RMS Jitter in PDM clock	-200	_	200	ps	
SID403	PDM_CLK	PDM Clock speed	0.384	_	3.072	MHz	
SID403A	PDM_BLK_CLK	PDM Block input clock	1.024	_	49.152	MHz	
SID403B	PDM_SETUP	Data input set-up time to PDM_CLK edge	10	-	-	ns	
SID403C	PDM_HOLD	Data input hold time to PDM_CLK edge	10	_	-	ns	
SID404	PDM_OUT	Audio sample rate	8	_	48	ksps	
SID405	PDM_WL	Word Length	16	-	24	bits	
SID406	PDM_SNR	Signal-to-Noise Ratio (A-weighted0	1	100	-	dB	PDM input, 20 Hz to 20 kHz BW
SID407	PDM_DR	Dynamic Range (A-weighted)	-	100	-	dB	20 Hz to 20 kHz BW, -60 dB FS
SID408	PDM_FR	Frequency Response	-0.05	_	_	dB	DC to 0.45f
SID409	PDM_SB	Stop Band	-	0.566	_	f	
SID410	PDM_SBA	Stop Band Attenuation	-	60	_	dB	
SID411	PDM_GAIN	Adjustable Gain	-12	_	10.5	dB	PDM to PCM, 1.5 dB/step
SID412	PDM_ST	Startup time	_	48	_		WS (Word Select) cycles
I2S Specifi	cations. The san	ne for LP and ULP modes unless	stated other	erwise.			1
SID413	I2S_WORD	Length of I2S Word	8	_	32	bits	
SID414	I2S_WS	Word Clock frequency in LP mode	-	_	192	kHz	12.288-MHz bit clock with 32-bit word
SID414M	12S_WS_U	Word Clock frequency in ULP mode		_	48	kHz	3.072-MHz bit clock with 32-bit word
SID414A	I2S_WS_TDM	Word Clock frequency in TDM mode for LP	_	_	48	kHz	8 32-bit channels
SID414X	I2S_WS_TDM_ U	Word Clock frequency in TDM mode for ULP	_	_	12	kHz	8 32-bit channels
I2S Slave I	Mode						
SID430	TS_WS	WS Setup Time to the Following Rising Edge of SCK for LP Mode	5	_	_	ns	
SID430U	TS_WS	WS Setup Time to the Following Rising Edge of SCK for ULP Mode	11	_	_	ns	
SID430A	TH_WS	WS Hold Time to the Following Edge of SCK	TMCLK_S OC+5	-	_	ns	

Document Number: 002-18787 Rev. *B Page 43 of 63



Table 37. Audio Subsystem Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID432	TD_SDO	Delay Time of TX_SDO Transition from Edge of TX_SCK for LP mode	-(TMCLK_ SOC+25)	_	TMCLK_ SOC+25	ns	Associated clock edge depends on selected polarity
SID432U	TD_SDO	Delay Time of TX_SDO Transition from Edge of TX_SCK for ULP mode	-(TMCLK_ SOC+70)	_	TMCLK_ SOC+70	ns	Associated clock edge depends on selected polarity
SID433	TS_SDI	RX_SDI Setup Time to the Following Edge of RX_SCK in Lp Mode	5	_	-	ns	
SID433U	TS_SDI	RX_SDI Setup Time to the Following Edge of RX_SCK in ULP mode	11	_	_	ns	
SID434	TH_SDI	RX_SDI Hold Time to the Rising Edge of RX_SCK	TMCLK_S OC+5	-	_	ns	
SID435	TSCKCY	TX/RX_SCK Bit Clock Duty Cycle	45	_	55	%	
I2S Master	Mode	•					
SID437	TD_WS	WS Transition Delay from Falling Edge of SCK in LP mode	-10	-	20	ns	
SID437U	TD_WS_U	WS Transition Delay from Falling Edge of SCK in ULP mode	-10	_	40	ns	
SID438	TD_SDO	SDO Transition Delay from Falling Edge of SCK in LP mode	-10	_	20	ns	
SID438U	TD_SDO	SDO Transition Delay from Falling Edge of SCK in ULP mode	-10	_	40	ns	
SID439	TS_SDI	SDI Setup Time to the Associated Edge of SCK	5	_	_	ns	Associated clock edge depends on selected polarity
SID440	TH_SDI	SDI Hold Time to the Associated Edge of SCK	TMCLK_S OC+5	-		ns	T is TX/RX_SCK Bit Clock period. Associated clock edge depends on selected polarity.
SID443	TSCKCY	SCK Bit Clock Duty Cycle	45	-	55	%	
SID445	FMCLK_SOC	MCLK_SOC Frequency in LP mode	1.024	_	98.304	MHz	FMCLK_SOC = 8*Bit-clock
SID445U	FMCLK_SOC_ U	MCLK_SOC Frequency in ULP mode	1.024	-	24.576	MHz	FMCLK_SOC_U = 8*Bit-clock
SID446	TMCLKCY	MCLK_SOC Duty Cycle	45	-	55	%	
SID447	TJITTER	MCLK_SOC Input Jitter	-100	-	100	ps	

Table 38. Smart I/O Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID420	SMIO_BYP	Smart I/O Bypass delay	_	1	2	ns	-
SID421	SMIO_LUT	Smart I/O LUT prop delay	-	TBD	ı	ns	-

Document Number: 002-18787 Rev. *B Page 44 of 63



Table 39. BLE Subsystem Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
BLE Sub-sys	tem Specifications						
RF Receiver	Specification (1 Mb	pps)					
SID317R	RXS, IDLE	RX Sensitivity with Ideal Transmitter	-	-95	-	dBm	Across RF Operating Frequency Range
SID317RR	RXS, IDLE	RX Sensitivity with Ideal Transmitter	_	-93	-	dBm	255-byte Packet Length, Across Frequency Range
SID318R	RXS, DIRTY	RX Sensitivity with Dirty Transmitter	1	-92	ı	dBm	RF-PHY Specification (RCV-LE/CA/01/C)
SID319R	PRXMAX	Maximum received signal strength at < 0.1% PER	ı	0	ı	dBm	RF-PHY Specification (RCV-LE/CA/06/C)
SID320R	CI1	Co-channel interference, Wanted Signal at –67 dBm and Interferer at FRX	ı	9	21	dB	RF-PHY Specification (RCV-LE/CA/03/C)
SID321R	CI2	Adjacent channel interference Wanted Signal at –67 dBm and Interferer at FRX ± 1 MHz	_	3	15	dB	RF-PHY Specification (RCV-LE/CA/03/C)
SID322R	CI3	Adjacent channel interference Wanted Signal at –67 dBm and Interferer at FRX ± 2 MHz	ı	-29	-17	dB	RF-PHY Specification (RCV-LE/CA/03/C)
SID323R	CI4	Adjacent channel interference Wanted Signal at –67 dBm and Interferer at ≥ FRX ± 3 MHz	_	-39	-27	dB	RF-PHY Specification (RCV-LE/CA/03/C)
SID324R	CI5	Adjacent channel interference Wanted Signal at –67 dBm and Interferer at Image frequency (FIMAGE)	_	-20	-9	dB	RF-PHY Specification (RCV-LE/CA/03/C)
SID325R	Cl6	Adjacent channel interference Wanted Signal at –67 dBm and Interferer at Image frequency (FIMAGE ± 1 MHz)	_	-30	-15	dB	RF-PHY Specification (RCV-LE/CA/03/C)
RF Receiver	Specification (2 Mb	pps)		•		•	
SID326	RXS,IDLE	RX Sensitivity with Ideal Transmitter		-92		dBm	Across RF Operating Frequency Range
SID326R	RXS,IDLE	RX Sensitivity with Ideal Transmitter		-90		dBm	255-byte packet length, across Frequency Range
SID327	RXS,DIRTY	RX Sensitivity with Dirty Transmitter		-89		dBm	RF-PHY Specification (RCV-LE/CA/01/C)
SID328R	PRXMAX	Maximum received signal strength at < 0.1% PER		0		dBm	RF-PHY Specification (RCV-LE/CA/06/C)
SID329R	CI1	Co-channel interference, Wanted Signal at –67 dBm and Interferer at FRX		9	21	dB	RF-PHY Specification (RCV-LE/CA/03/C)
SID330	CI2	Adjacent channel interference Wanted Signal at –67 dBm and Interferer at FRX ± 2 MHz		3	15	dB	RF-PHY Specification (RCV-LE/CA/03/C)
SID331	CI3	Adjacent channel interference Wanted Signal at –67 dBm and Interferer at FRX ± 4 MHz		-29	-17	dB	RF-PHY Specification (RCV-LE/CA/03/C)
SID332	CI4	Adjacent channel interference Wanted Signal at –67 dBm and Interferer at ≥ FRX ± 6 MHz		-39	-27	dB	RF-PHY Specification (RCV-LE/CA/03/C)
SID333	CI5	Adjacent channel interference Wanted Signal at –67 dBm and Interferer at Image frequency (FIMAGE)		-20	- 9	dB	RF-PHY Specification (RCV-LE/CA/03/C)
SID334	CI6	Adjacent channel interference Wanted Signal at –67 dBm and Interferer at Image frequency (FIMAGE ± 2 MHz)		-30	-15	dB	RF-PHY Specification (RCV-LE/CA/03/C)
RF Receiver	Specification (1 and	d 2 Mbps)					

Document Number: 002-18787 Rev. *B Page 45 of 63



 Table 39. BLE Subsystem Specifications (continued)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID338	OBB1	Out of Band Blocking Wanted Signal at –67 dBm and Interferer at F = 30-2000 MHz	-30	-27		dBm	RF-PHY Specification (RCV-LE/CA/04/C)
SID339	OBB2	Out of Band Blocking Wanted Signal at –67 dBm and Interferer at F = 2003-2399 MHz	-35	-27		dBm	RF-PHY Specification (RCV-LE/CA/04/C)
SID340	OBB3	Out of Band Blocking, Wanted Signal at –67 dBm and Interferer at F= 2484-2997 MHz	-35	-27		dBm	RF-PHY Specification (RCV-LE/CA/04/C)
SID341	OBB4	Out of Band Blocking Wanted Signal at –67 dBm and Interferer at F= 3000-12750 MHz	-30	-27		dBm	RF-PHY Specification (RCV-LE/CA/04/C)
SID342	IMD	Intermodulation Performance Wanted Signal at –64 dBm and 1 Mbps BLE, 3rd, 4th and 5th offset channel	-50			dBm	RF-PHY Specification (RCV-LE/CA/05/C)
SID343	RXSE1	Receiver Spurious emission 30 MHz to 1.0 GHz			– 57	dBm	100 kHz measurement bandwidth ETSI EN300 328 V1.8.1
SID344	RXSE2	Receiver Spurious emission 1.0 GHz to 12.75 GHz			-54	dBm	1 MHz measurement bandwidth ETSI EN300 328 V1.8.1
RF Transmit	ter Specifications			I.		1	
SID345	TXP,ACC	RF Power Accuracy	-1	_	1	dB	_
SID346	TXP,RANGE	Frequency Accuracy		24		dB	-20 dBm to +4 dBm
SID347	TXP,0dBm	Output Power, 0 dB Gain setting		0		dBm	_
SID348	TXP,MAX	Output Power, Maximum Power Setting		4		dBm	_
SID349	TXP,MIN	Output Power, Minimum Power Setting		-20		dBm	_
SID350	F2AVG	Average Frequency deviation for 10101010 pattern	185			kHz	RF-PHY Specification (TRM-LE/CA/05/C)
SID350R	F2AVG_2M	Average Frequency deviation for 10101010 pattern for 2 Mbps	370			kHz	RF-PHY Specification (TRM-LE/CA/05/C)
SID351	F1AVG	Average Frequency deviation for 11110000 pattern	225	250	275	kHz	RF-PHY Specification (TRM-LE/CA/05/C)
SID351R	F1AVG_2M	Average Frequency deviation for 11110000 pattern for 2 Mbps	450	500	550	kHz	RF-PHY Specification (TRM-LE/CA/05/C)
SID352	EO	Eye opening = ΔF2AVG/ΔF1AVG	0.8				RF-PHY Specification (TRM-LE/CA/05/C)
SID353	FTX, ACC	Frequency Accuracy	-150		150	kHz	RF-PHY Specification (TRM-LE/CA/06/C)
SID354	FTX, MAXDR	Maximum Frequency Drift	-50		50	kHz	RF-PHY Specification (TRM-LE/CA/06/C)
SID355	FTX, INITDR	Initial Frequency drift	-20		20	kHz	RF-PHY Specification (TRM-LE/CA/06/C)
SID356	FTX, DR	Maximum Drift Rate	-20		20	kHz/ 50 µs	RF-PHY Specification (TRM-LE/CA/06/C)
SID357	IBSE1	In Band Spurious Emission at 2 MHz offset (1 Mbps) In Band Spurious Emission at 4 MHz offset (2 Mbps)			-20	dBm	RF-PHY Specification (TRM-LE/CA/03/C)
SID358	IBSE2	In Band Spurious Emission at ≥ 3 MHz offset (1 Mbps) In Band Spurious Emission at ≥ 6 MHz offset (2 Mbps)			-30	dBm	RF-PHY Specification (TRM-LE/CA/03/C)
SID359	TXSE1	Transmitter Spurious Emissions (Averaging), <1.0 GHz			-55.5	dBm	FCC-15.247

Document Number: 002-18787 Rev. *B



 Table 39. BLE Subsystem Specifications (continued)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID360	TXSE2	Transmitter Spurious Emissions (Averaging), >1.0 GHz			-41.5	dBm	FCC-15.247
RF Current S	Specifications						
SID361	IRX1_wb	Receive Current (1 Mbps)		4.4		mA	AVIN/PVIN and VIO current with buck
SID362	ITX1_wb_0dBm	TX Current at 0 dBm setting (1 Mbps)		4.2		mA	AVIN/PVIN and VIO current with buck (AVIN/PVIN = 1.8 V, VIO = 1.8 V)
SID363	IRX1_nb	Receive Current (1 Mbps)		9.5		mA	AVIN/PVIN and VIO current without buck (AVIN/PVIN = 1.8 V, VIO = 1.8 V)
SID364	ITX1_nb_0dBm	TX Current at 0 dBm setting (1 Mbps)		9		mA	AVIN/PVIN and VIO current without buck (AVIN/PVIN = 1.8 V, VIO = 1.8 V)
SID365	ITX1_nb_4dBm	TX Current at 4 dBm setting (1 Mbps)		13		mA	AVIN/PVIN and VIO current without buck (AVIN/PVIN = 1.8 V, VIO = 1.8 V)
SID365R	ITX1_wb_4dBm	TX Current at 4 dBm setting (1 Mbps)		6.5		mA	AVIN/PVIN and VIO current with buck (AVIN/PVIN=1.8 V, VIO=1.8 V)
SID366	ITX1_nb_20dBm	TX Current at –20 dBm setting (1 Mbps)		7		mA	AVIN/PVIN and VIO current without buck (AVIN/PVIN = 1.8 V, VIO = 1.8 V)
SID367	IRX2_wb	Receive Current (2 Mbps)		4.4		mA	AVIN/PVIN and VIO current with buck (AVIN/PVIN = 1.8 V, VIO = 1.8 V)
SID368	ITX2_wb_0dBm	TX Current at 0 dBm setting (2 Mbps)		4.2		mA	AVIN/PVIN and VIO current with buck (AVIN/PVIN = 1.8 V, VIO = 1.8 V)
SID369	IRX2_nb	Receive Current (2 Mbps)		9.5		mA	AVIN/PVIN and VIO current without buck (AVIN/PVIN = 1.8 V, VIO = 1.8 V)
SID370	ITX2_nb_0dBm	TX Current at 0 dBm setting (2 Mbps)		9		mA	AVIN/PVIN and VIO current without buck (AVIN/PVIN = 1.8 V, VIO = 1.8 V)
SID371	ITX2_nb_4dBm	TX Current at 4 dBm setting (2 Mbps)		13		mA	AVIN/PVIN and VIO current without buck (AVIN/PVIN = 1.8 V, VIO = 1.8 V)
SID371R	ITX2_wb_4dBm	TX Current at 4 dBm setting (2 Mbps)		6.5		mA	AVIN/PVIN and VIO current with buck (AVIN/PVIN = 1.8 V, VIO = 1.8 V)
SID372	ITX2_nb_20dBm	TX Current at –20 dBm setting (2 Mbps)		7		mA	AVIN/PVIN and VIO current without buck (AVIN/PVIN = 1.8 V, VIO = 1.8 V)
General RF	Specifications						
SID373	FREQ	RF operating frequency	2400		2482	MHz	_
SID374	CHBW	Channel spacing		2		MHz	-
SID375	DR1	On-air Data Rate (1 Mbps)		1000		Kbps	_

Document Number: 002-18787 Rev. *B





Table 39. BLE Subsystem Specifications (continued)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID376	DR2	On-air Data Rate (2 Mbps)		2000		Kbps	-
SID377	TXSUP	Transmitter Startup time		80	82	μS	-
SID378	RXSUP	Receiver Startup time		80	82	μS	-
RSSI Specifi	cations						
SID379	RSSI,ACC	RSSI Accuracy	-4	_	4	dB	-
SID380	RSSI,RES	RSSI Resolution		1		dB	-
SID381	RSSI,PER	RSSI Sample Period		6		μS	-
System Leve	I BLE Specification	ns					
SID433R	Adv_Pwr	1.28s, 32 bytes, 0 dBm		21		μW	3.3 V, Buck, w/o Deep Sleep current
SID434R	Conn_Pwr_300	300 ms, 0 byte, 0 dBm		33		μW	3.3 V, Buck, w/o Deep Sleep current
SID435R	Conn_Pwr_1S	1000 ms, 0 byte, 0 dBm		10		μW	3.3 V, Buck, w/o Deep Sleep current
SID436R	Conn_Pwr_4S	4000 ms, 0 byte, 0 dBm		3		μW	3.3 V, Buck, w/o Deep Sleep current

Table 40. ECO Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions				
16-MHz C	16-MHz Crystal Oscillator										
SID382	FXO1	Crystal frequency	-	16	_	MHz	_				
SID383	ESR1	Equivalent series resistance	-	100	250	Ω	_				
SID384	Txostart1	Startup time	_	400	-	μs	Frequency Stable (16 MHz ±50 ppm)				
SID385	IXO1	Operating current	_	200	300	μΑ	Include crystal current, LDO and BG				
32-MHz C	rystal Oscillator		•			•					
SID386	FXO2	Crystal frequency	-	32		MHz	_				
SID387	ESR2	Equivalent series resistance	-	50	100	Ω	-				
SID388	Txostart2	Startup time	_	400	-	μs	Frequency Stable (32 MHz ±50 ppm)				
SID389	IXO2	Operating current	-	300	400	μΑ	Include crystal current, LDO and BG				
16-MHz aı	nd 32-MHz Crysta	l Oscillator	•			•					
SID390	FTOL	Frequency tolerance	-20	_	20	ppm	After trimming, including aging and temp drift				
SID391	PD	Drive level	_	_	100	μW	_				

Table 41. Precision ILO (PILO) Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID 430R	IPILO	Operating current	-	1.2	4	μA	_
SID431	F_PILO	PILO nominal frequency	-	32768	_	Hz	T = 25 °C with 20-ppm crystal
SID432R	ACC_PILO	PILO accuracy with periodic calibration	-250	_	250	ppm	_

Document Number: 002-18787 Rev. *B Page 48 of 63



Ordering Information

Table 43 lists the PSoC 63 part numbers and features. The following table shows Marketing Part Numbers (MPNs) for products including the BLE Radio. The packages are the 104 M CSP, and the 116 BGA.

Table 42. BLE Series Part Numbers

MPN	CPU Speed (M4)	CPU Speed (M0+)	Single core/Dual core	ULP/LP	Flash	SRAM	No of CTBMs	No of UDBs	CapSense	GPIOs	CRYPTO	Package
CY8C6336BZI-BLF03	150	1	Single	LP	512	160	0	0	No	78	No	116-BGA
CY8C6316BZI-BLF03	50	_	Single	ULP	512	160	0	0	No	78	No	116-BGA
CY8C6316BZI-BLF53	50	_	Single	ULP	512	160	1	12	Yes	78	Yes	116-BGA
CY8C6337BZI-BLF13	150	_	Single	LP	1024	288	0	0	Yes	78	No	116-BGA
CY8C6336BZI-BLD13	150	100	Double	LP	512	160	0	0	Yes	78	No	116-BGA
CY8C6347BZI-BLD43	150/50	100/25	Double	FLEX	1024	288	0	0	Yes	78	Yes	116-BGA
CY8C6347BZI-BLD33	150/50	100/25	Double	FLEX	1024	288	1	12	Yes	78	No	116-BGA
CY8C6347BZI-BLD54	150/50	100/25	Double	FLEX	1024	288	1	12	Yes	78	Yes	116-BGA
CY8C6347FMI-BLD13	150/50	100/25	Double	FLEX	1024	288	0	0	Yes	70	No	104-MCSP
CY8C6347FMI-BLD43	150/50	100/25	Double	FLEX	1024	288	0	0	Yes	70	Yes	104-MCSP
CY8C6347FMI-BLD33	150/50	100/25	Double	FLEX	1024	288	1	12	Yes	70	No	104-MCSP
CY8C6347FMI-BLD53	150/50	100/25	Double	FLEX	1024	288	1	12	Yes	70	Yes	104-MCSP

Document Number: 002-18787 Rev. *B Page 49 of 63



Table 43 lists the field values.

Table 43. MPN Nomenclature

Field	Description	Values	Meaning
CY8C	Cypress Prefix		
6	Architecture	6	PSoC 6
		0	Value
Α	Comily	1	Programmable
А	Family	2	Performance
		3	Connectivity
		1	50 MHz
Ь	Chand	2	100 MHz
В	Speed	3	150 MHz
		4	150/50 MHz
		4	128 KB
0	Floob Consoits	5	256 KB
С	Flash Capacity	6	512 KB
		7	1024 KB
		AX	TQFP I (0.8 mm pitch)
	Package Code	AZ	TQFP II (0.5 mm pitch)
D		LQ	QFN
		BZ	BGA
		FM	M-CSP
		С	Consumer
Е	Temperature Range	I	Industrial
		Q	Extended Industrial (105 °C)
		N/A	PSoC 6A
		S	PSoC 6A-S (Example)
F	Silicon Family	M	PSoC 6A-M (Example)
		L	PSoC 6A-L (Example)
		BL	PSoC 6A-BLE
		Z	M0+
G	Core	F	M4
		D	Dual-Core M4/M0+
XY	Attributes Code	00-99	Code of feature set in the specific family
ES	Engineering sample	ES	Engineering samples or not
Т	Tape/Reel Shipment	Т	Tape and Reel shipment or not

Document Number: 002-18787 Rev. *B Page 50 of 63





Packaging

PSoC 63 will be offered in two packages: 116-BGA and 104-MCSP.

Table 44. Package Dimensions

Spec ID	Package	Description	Package Drawing Number
PKG_2	104-MCSP	104-MCSP, $3.8 \times 5 \times 0.65$ mm height with 0.35-mm pitch	002-16508
PKG_4	116-BGA	116-BGA, $5.2 \times 6.4 \times 0.5$ mm height with 0.5-mm pitch	002-16574

Table 45. Package Characteristics

Parameter	Description	Conditions	Min	Тур	Max	Units
T _A	Operating ambient temperature	-	-40	25.00	85	°C
T _J	Operating junction temperature	-	-40	_	100	°C
T_JA	Package θ _{JA} (116-BGA)	-	_	36	-	°C/watt
T_{JC}	Package θ _{JC} (116-BGA)	-	-	12	-	°C/watt
T_{JA}	Package θ _{JA} (104-CSP)	_	_	34	-	°C/watt

Table 46. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
116-BGA	260 °C	30 seconds
104-MCSP	260 °C	30 seconds


Table 47. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2


Package	MSL
116-BGA	MSL 3
104-MCSP	MSL 3

Document Number: 002-18787 Rev. *B Page 51 of 63




Figure 3. 104-WLCSP $3.8 \times 5.0 \times 0.65$ mm





SIDE VIEW



		DIMENSIONS		
SYMBOL	MIN.	NOM.	MAX.	
Α	-	0.650		
A1	0.158	0.176	0.194	
D	3,791	3.841	3.891	
E	4.95	5.00	5.05	
D1	2.80 BSC			
E1	4.55 BSC			
MD		9		
ME		14		
N		104		
Øь	0.208	0.238	0.268	
eD	0.335	0.350	0.365	
eE	0.335 0.350 0.365			
SD	0.35 BSC			
SE	0.175 BSC			


NOTES


- ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 3. "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- 4. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- S DIMENSION "5" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- *SD* AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND
 DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.
 WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW.
 - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.
- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER
- 9. JEDEC SPECIFICATION NO. REF. : N/A.


002-16508 *B




Figure 4. 116-BGA 5.2 × 6.4 × 0.75 mm









CVAADOL		DIMENSIONS			
SYMBOL	MIN.	NOM.	MAX.		
Α	-	0.70			
A1	0.16	0.21	0.26		
D		5.20 BSC			
E	6.40 BSC				
D1	4.50 BSC				
E1	5.50 BSC				
MD	10				
ME	12				
N		116			
Ø b	0.25	0.30	0.35		
eD	0.50 BSC				
еE	0.50 BSC				
SD	0.25 BSC				
SE		0.25 BSC			

NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 3. "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- 4. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

 SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

 N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- ⚠ DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- © "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

 WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW

 "SD" OR "SE" = 0.
 - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.
- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER BALLS.
- 9. JEDEC SPECIFICATION NO. REF: N/A

002-16574 *A

Document Number: 002-18787 Rev. *B Page 53 of 63



Acronyms

Table 48. Acronyms Used in this Document

Acronym	Description
abus	analog local bus
ADC	analog-to-digital converter
AG	analog global
АНВ	AMBA (advanced microcontroller bus architecture) high-performance bus, an ARM data transfer bus
ALU	arithmetic logic unit
AMUXBUS	analog multiplexer bus
API	application programming interface
APSR	application program status register
ARM [®]	advanced RISC machine, a CPU architecture
ATM	automatic thump mode
BW	bandwidth
CAN	Controller Area Network, a communications protocol
CMRR	common-mode rejection ratio
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
DAC	digital-to-analog converter, see also IDAC, VDAC
DFB	digital filter block
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
DMIPS	Dhrystone million instructions per second
DMA	direct memory access, see also TD
DNL	differential nonlinearity, see also INL
DNU	do not use
DR	port write data registers
DSI	digital system interconnect
DWT	data watchpoint and trace
ECC	error correcting code
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
EMI	electromagnetic interference
EMIF	external memory interface
EOC	end of conversion
EOF	end of frame
EPSR	execution program status register
ESD	electrostatic discharge

Table 48. Acronyms Used in this Document (continued)

ETM embedded trace macrocell FIR finite impulse response, see also IIR FPB flash patch and breakpoint FS full-speed GPIO general-purpose input/output, applies to a PS pin	SoC
FPB flash patch and breakpoint FS full-speed GPIO general-purpose input/output, applies to a PS	SoC
FS full-speed GPIO general-purpose input/output, applies to a PS	SoC
GPIO general-purpose input/output, applies to a PS	SoC
	SoC
HVI high-voltage interrupt, see also LVI, LVD	
IC integrated circuit	
IDAC current DAC, see also DAC, VDAC	
IDE integrated development environment	
I ² C, or IIC Inter-Integrated Circuit, a communications protocol	
IIR infinite impulse response, see also FIR	
ILO internal low-speed oscillator, see also IMO	
IMO internal main oscillator, see also ILO	
INL integral nonlinearity, see also DNL	
I/O input/output, see also GPIO, DIO, SIO, USB	Ю
IPOR initial power-on reset	
IPSR interrupt program status register	
IRQ interrupt request	
ITM instrumentation trace macrocell	
LCD liquid crystal display	
LIN Local Interconnect Network, a communication protocol.	ns
LR link register	
LUT lookup table	
LVD low-voltage detect, see also LVI	
LVI low-voltage interrupt, see also HVI	
LVTTL low-voltage transistor-transistor logic	
MAC multiply-accumulate	
MCU microcontroller unit	
MISO master-in slave-out	
NC no connect	
NMI nonmaskable interrupt	
NRZ non-return-to-zero	
NVIC nested vectored interrupt controller	
NVL nonvolatile latch, see also WOL	
opamp operational amplifier	
PAL programmable array logic, see also PLD	
PC program counter	

Document Number: 002-18787 Rev. *B Page 54 of 63



Table 48. Acronyms Used in this Document (continued)

PCB printed circuit board PGA programmable gain amplifier PHUB peripheral hub PHY physical layer PICU port interrupt control unit PLA programmable logic array PLD programmable logic device, see also PAL PLL phase-locked loop PMDD package material declaration data sheet POR power-on reset PRES precise power-on reset PRS pseudo random sequence PS port read data register PSoC [®] Programmable System-on-Chip™ PSRR power supply rejection ratio PWM pulse-width modulator RAM random-access memory RISC reduced-instruction-set computing RMS root-mean-square RTC real-time clock RTL register transfer language RTR remote transmission request RX receive SAR successive approximation register SC/CT switched capacitor/continuous time SCL I²C serial clock SDA I²C serial data S/H sample and hold SINAD signal to noise and distortion ratio SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol SWV single-wire viewer	Acronym	Description
PHUB peripheral hub PHY physical layer PICU port interrupt control unit PLA programmable logic array PLD programmable logic device, see also PAL PLL phase-locked loop PMDD package material declaration data sheet POR power-on reset PRES precise power-on reset PRS pseudo random sequence PS port read data register PSoC® Programmable System-on-Chip™ PSRR power supply rejection ratio PWM pulse-width modulator RAM random-access memory RISC reduced-instruction-set computing RMS root-mean-square RTC real-time clock RTL register transfer language RTR remote transmission request RX receive SAR successive approximation register SC/CT switched capacitor/continuous time SCL i²C serial clock SDA i²C serial data S/H sample and hold SINAD signal to noise and distortion ratio SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SOF start of frame SPI Serial Peripheral Interface, a communications protocol SRES software reset SWD serial wire debug, a test protocol	PCB	printed circuit board
PHY physical layer PICU port interrupt control unit PLA programmable logic array PLD programmable logic device, see also PAL PLL phase-locked loop PMDD package material declaration data sheet POR power-on reset PRES precise power-on reset PRS pseudo random sequence PS port read data register PSoC® Programmable System-on-Chip™ PSRR power supply rejection ratio PWM pulse-width modulator RAM random-access memory RISC reduced-instruction-set computing RMS root-mean-square RTC real-time clock RTL register transfer language RTR remote transmission request RX receive SAR successive approximation register SC/CT switched capacitor/continuous time SCL I²C serial clock SDA I²C serial data S/H sample and hold SINAD signal to noise and distortion ratio SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	PGA	programmable gain amplifier
PICU port interrupt control unit PLA programmable logic array PLD programmable logic device, see also PAL PLL phase-locked loop PMDD package material declaration data sheet POR power-on reset PRES precise power-on reset PRS pseudo random sequence PS port read data register PSOC® Programmable System-on-Chip™ PSRR power supply rejection ratio PWM pulse-width modulator RAM random-access memory RISC reduced-instruction-set computing RMS root-mean-square RTC real-time clock RTL register transfer language RTR remote transmission request RX receive SAR successive approximation register SC/CT switched capacitor/continuous time SCL i²C serial data S/H sample and hold SINAD signal to noise and distortion ratio SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	PHUB	peripheral hub
PLA programmable logic array PLD programmable logic device, see also PAL PLL phase-locked loop PMDD package material declaration data sheet POR power-on reset PRES precise power-on reset PRS pseudo random sequence PS port read data register PSoC® Programmable System-on-Chip™ PSRR power supply rejection ratio PWM pulse-width modulator RAM random-access memory RISC reduced-instruction-set computing RMS root-mean-square RTC real-time clock RTL register transfer language RTR remote transmission request RX receive SAR successive approximation register SC/CT switched capacitor/continuous time SCL I²C serial clock SDA I²C serial clock SDA I²C serial data S/H sample and hold SINAD signal to noise and distortion ratio SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	PHY	physical layer
PLD programmable logic device, see also PAL PLL phase-locked loop PMDD package material declaration data sheet POR power-on reset PRES precise power-on reset PRS pseudo random sequence PS port read data register PSoC® Programmable System-on-Chip™ PSRR power supply rejection ratio PWM pulse-width modulator RAM random-access memory RISC reduced-instruction-set computing RMS root-mean-square RTC real-time clock RTL register transfer language RTR remote transmission request RX receive SAR successive approximation register SC/CT switched capacitor/continuous time SCL I²C serial clock SDA I²C serial data S/H sample and hold SINAD signal to noise and distortion ratio SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	PICU	port interrupt control unit
PLL phase-locked loop PMDD package material declaration data sheet POR power-on reset PRES precise power-on reset PRS pseudo random sequence PS port read data register PSoC® Programmable System-on-Chip™ PSRR power supply rejection ratio PWM pulse-width modulator RAM random-access memory RISC reduced-instruction-set computing RMS root-mean-square RTC real-time clock RTL register transfer language RTR remote transmission request RX receive SAR successive approximation register SC/CT switched capacitor/continuous time SCL I²C serial clock SDA I²C serial data S/H sample and hold SINAD signal to noise and distortion ratio SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	PLA	programmable logic array
PMDD package material declaration data sheet POR power-on reset PRES precise power-on reset PRS pseudo random sequence PS port read data register PSoC® Programmable System-on-Chip™ PSRR power supply rejection ratio PWM pulse-width modulator RAM random-access memory RISC reduced-instruction-set computing RMS root-mean-square RTC real-time clock RTL register transfer language RTR remote transmission request RX receive SAR successive approximation register SC/CT switched capacitor/continuous time SCL i²C serial clock SDA i²C serial data S/H sample and hold SINAD signal to noise and distortion ratio SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	PLD	programmable logic device, see also PAL
POR power-on reset PRES precise power-on reset PRS pseudo random sequence PS port read data register PSOC® Programmable System-on-Chip™ PSRR power supply rejection ratio PWM pulse-width modulator RAM random-access memory RISC reduced-instruction-set computing RMS root-mean-square RTC real-time clock RTL register transfer language RTR remote transmission request RX receive SAR successive approximation register SC/CT switched capacitor/continuous time SCL I²C serial clock SDA I²C serial data S/H sample and hold SINAD signal to noise and distortion ratio SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	PLL	phase-locked loop
PRES precise power-on reset PRS pseudo random sequence PS port read data register PSoC® Programmable System-on-Chip™ PSRR power supply rejection ratio PWM pulse-width modulator RAM random-access memory RISC reduced-instruction-set computing RMS root-mean-square RTC real-time clock RTL register transfer language RTR remote transmission request RX receive SAR successive approximation register SC/CT switched capacitor/continuous time SCL I²C serial clock SDA I²C serial data S/H sample and hold SINAD signal to noise and distortion ratio SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	PMDD	package material declaration data sheet
PRS pseudo random sequence PS port read data register PSoC® Programmable System-on-Chip™ PSRR power supply rejection ratio PWM pulse-width modulator RAM random-access memory RISC reduced-instruction-set computing RMS root-mean-square RTC real-time clock RTL register transfer language RTR remote transmission request RX receive SAR successive approximation register SC/CT switched capacitor/continuous time SCL I²C serial clock SDA I²C serial data S/H sample and hold SINAD signal to noise and distortion ratio SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	POR	power-on reset
PS port read data register PSoC® Programmable System-on-Chip™ PSRR power supply rejection ratio PWM pulse-width modulator RAM random-access memory RISC reduced-instruction-set computing RMS root-mean-square RTC real-time clock RTL register transfer language RTR remote transmission request RX receive SAR successive approximation register SC/CT switched capacitor/continuous time SCL I²C serial clock SDA I²C serial data S/H sample and hold SINAD signal to noise and distortion ratio SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	PRES	precise power-on reset
PSoC® Programmable System-on-Chip™ PSRR power supply rejection ratio PWM pulse-width modulator RAM random-access memory RISC reduced-instruction-set computing RMS root-mean-square RTC real-time clock RTL register transfer language RTR remote transmission request RX receive SAR successive approximation register SC/CT switched capacitor/continuous time SCL I²C serial clock SDA I²C serial data S/H sample and hold SINAD signal to noise and distortion ratio SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	PRS	pseudo random sequence
PSRR power supply rejection ratio PWM pulse-width modulator RAM random-access memory RISC reduced-instruction-set computing RMS root-mean-square RTC real-time clock RTL register transfer language RTR remote transmission request RX receive SAR successive approximation register SC/CT switched capacitor/continuous time SCL I²C serial clock SDA I²C serial data S/H sample and hold SINAD signal to noise and distortion ratio SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	PS	port read data register
PWM pulse-width modulator RAM random-access memory RISC reduced-instruction-set computing RMS root-mean-square RTC real-time clock RTL register transfer language RTR remote transmission request RX receive SAR successive approximation register SC/CT switched capacitor/continuous time SCL I²C serial clock SDA I²C serial data S/H sample and hold SINAD signal to noise and distortion ratio SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	PSoC [®]	Programmable System-on-Chip™
RAM random-access memory RISC reduced-instruction-set computing RMS root-mean-square RTC real-time clock RTL register transfer language RTR remote transmission request RX receive SAR successive approximation register SC/CT switched capacitor/continuous time SCL I²C serial clock SDA I²C serial data S/H sample and hold SINAD signal to noise and distortion ratio SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	PSRR	power supply rejection ratio
RISC reduced-instruction-set computing RMS root-mean-square RTC real-time clock RTL register transfer language RTR remote transmission request RX receive SAR successive approximation register SC/CT switched capacitor/continuous time SCL I²C serial clock SDA I²C serial data S/H sample and hold SINAD signal to noise and distortion ratio SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	PWM	pulse-width modulator
RMS root-mean-square RTC real-time clock RTL register transfer language RTR remote transmission request RX receive SAR successive approximation register SC/CT switched capacitor/continuous time SCL I²C serial clock SDA I²C serial data S/H sample and hold SINAD signal to noise and distortion ratio SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	RAM	random-access memory
RTC real-time clock RTL register transfer language RTR remote transmission request RX receive SAR successive approximation register SC/CT switched capacitor/continuous time SCL I²C serial clock SDA I²C serial data S/H sample and hold SINAD signal to noise and distortion ratio SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	RISC	reduced-instruction-set computing
RTL register transfer language RTR remote transmission request RX receive SAR successive approximation register SC/CT switched capacitor/continuous time SCL I²C serial clock SDA I²C serial data S/H sample and hold SINAD signal to noise and distortion ratio SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	RMS	root-mean-square
RTR remote transmission request RX receive SAR successive approximation register SC/CT switched capacitor/continuous time SCL I²C serial clock SDA I²C serial data S/H sample and hold SINAD signal to noise and distortion ratio SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	RTC	real-time clock
RX receive SAR successive approximation register SC/CT switched capacitor/continuous time SCL I²C serial clock SDA I²C serial data S/H sample and hold SINAD signal to noise and distortion ratio SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	RTL	register transfer language
SAR successive approximation register SC/CT switched capacitor/continuous time SCL I²C serial clock SDA I²C serial data S/H sample and hold SINAD signal to noise and distortion ratio SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	RTR	remote transmission request
SC/CT switched capacitor/continuous time SCL I ² C serial clock SDA I ² C serial data S/H sample and hold SINAD signal to noise and distortion ratio SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	RX	receive
SCL I ² C serial clock SDA I ² C serial data S/H sample and hold SINAD signal to noise and distortion ratio SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	SAR	successive approximation register
SDA I ² C serial data S/H sample and hold SINAD signal to noise and distortion ratio SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	SC/CT	switched capacitor/continuous time
S/H sample and hold SINAD signal to noise and distortion ratio SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	SCL	I ² C serial clock
SINAD signal to noise and distortion ratio SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	SDA	I ² C serial data
SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	S/H	sample and hold
features. See GPIO. SOC start of conversion SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	SINAD	signal to noise and distortion ratio
SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	SIO	special input/output, GPIO with advanced features. See GPIO.
SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	SOC	start of conversion
protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	SOF	start of frame
SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol	SPI	
SRES software reset SWD serial wire debug, a test protocol	SR	slew rate
SWD serial wire debug, a test protocol	SRAM	static random access memory
	SRES	software reset
SWV single-wire viewer	SWD	serial wire debug, a test protocol
	SWV	single-wire viewer

Table 48. Acronyms Used in this Document (continued)

Acronym	Description		
TD	transaction descriptor, see also DMA		
THD	total harmonic distortion		
TIA	transimpedance amplifier		
TRM	technical reference manual		
TTL	transistor-transistor logic		
TX	transmit		
UART	Universal Asynchronous Transmitter Receiver communications protocol		
UDB	universal digital block		
USB	Universal Serial Bus		
USBIO	USB input/output, PSoC pins used to connect to a USB port		
VDAC	voltage DAC, see also DAC, IDAC		
WDT	watchdog timer		
WOL	write once latch, see also NVL		
WRES	watchdog timer reset		
XRES	external reset I/O pin		
XTAL	crystal		

Document Number: 002-18787 Rev. *B Page 55 of 63



Document Conventions

Units of Measure

Table 49. Units of Measure

Symbol	Unit of Measure			
°C	degrees Celsius			
dB	decibel			
fF	femto farad			
Hz	hertz			
KB	1024 bytes			
kbps	kilobits per second			
Khr	kilohour			
kHz	kilohertz			
kΩ	kilo ohm			
ksps	kilosamples per second			
LSB	least significant bit			
Mbps	megabits per second			
MHz	megahertz			
ΜΩ	mega-ohm			
Msps	megasamples per second			
μA	microampere			
μF	microfarad			
μH	microhenry			
μs	microsecond			
μV	microvolt			
μW	microwatt			
mA	milliampere			
ms	millisecond			
mV	millivolt			
nA	nanoampere			
ns	nanosecond			
nV	nanovolt			
Ω	ohm			
pF	picofarad			
ppm	parts per million			
ps	picosecond			
S	second			
sps	samples per second			
sqrtHz	square root of hertz			
V	volt			

Document Number: 002-18787 Rev. *B Page 56 of 63





Errata

This section describes the errata for the currently sampling PSoC 6 product family. Details include errata trigger conditions, scope of impact, available workarounds, and silicon revision applicability.

Contact your local Cypress Sales Representative if you have questions.

Part Numbers Affected

Part Number	Device Characteristics
CY8C6XX	PSoC 6 MCU

PSoC 6X Qualification Status

Engineering Samples

PSoC 6X Errata Summary

This table defines the errata applicability to available PSoC 6X devices.

Items	CY8C6XX	Silicon Revision	Fix Status
[1]. 124 BGA: SIMO Buck operation at VDDD input voltage >2.7 V	All	Rev. *A	Silicon fix planned in next silicon. Current sample date is Q4 2017.
[2]. Deep Sleep current not meeting spec	All	Rev. *A	No fix planned.
[3]. UDB Deep Sleep retention	All	Rev. *A	Silicon fix planned in next silicon. Current sample date is Q4 2017.
[4].116 BGA: HBM ESD rating	All	Rev. *A	Silicon fix planned in next silicon. Current sample date is Q4 2017.
[5]. Wake-up time from Deep Sleep interrupt to first execution from IMO	All	Rev. *A	No fix planned.
[6]. Frequency-Locked-Loop (FLL) wakeup time from Deep Sleep	All	Rev. *A	No fix planned.
[7]. Flash Read-While-Write (RWW) feature does not work	All	Rev. *A	Silicon fix planned in next silicon. Current sample date is Q4 2017.
[8]. Flash RWW feature requires blocking for 1 ms when Writes to the Emulated EEPROM Sector (32 KB Sector) are done	All	Rev. *A	Silicon fix planned in next silicon. Current sample date is Q4 2017.
[9]. CMAC-based authentication of Boot Flash code in Supervisory Flash can be spoofed	All	Rev. *A	Silicon fix planned in next silicon. Current sample date is Q4 2017.
[10]. Protection Context (PC) is not restored properly in system calls that inherit the Client's PC.	All	Rev. *A	Silicon fix planned in next silicon. Current sample date is Q4 2017.
[11]. Hard Fault results if two system calls occur simultaneously and the first system call inherits a non-zero Context.	All	Rev. *A	Silicon fix planned in next silicon. Current sample date is Q4 2017.

1. 124 BGA: SIMO Buck operation at V_{DDD} input voltage >2.7 V

■ Problem Definition

SIMO Buck efficiency operates with very low efficiency for V_{DDD} >2.7 V

■ Parameters Affected

Power consumption

■ Trigger Condition(s)

 $V_{\rm DDD} > 2.7 \text{ V}$

■ Scope of Impact

Power consumption increases above 2.7 V when using the Buck

■ Workaround

None

■ Fix Status

Silicon and/or firmware fix is planned in Q4 2017 when this error will be removed from the datasheet.

Document Number: 002-18787 Rev. *B Page 57 of 63





2. Deep Sleep current not meeting spec

■ Problem Definition

Deep Sleep current does not meet the spec; it is 7 μ A versus spec of 4.5 μ A (64-KB SRAM retained) and 9 μ A vs spec of 7 μ A (256-KB SRAM retained).]

■ Parameters Affected

Deep Sleep current

■ Trigger Condition(s)

NA

■ Scope of Impact

Deep Sleep current budget will be higher

■ Workaround

None

■ Fix Status

No fix is planned

3. UDB Deep Sleep retention

■ Problem Definition

GPIOs driven from the UDB circuit may fail to maintain state after wakeup from Deep Sleep.

■ Parameters Affected

GPIO states if driven by UDBs

■ Trigger Condition(s)

NA

■ Scope of Impact

Erroneous logic states may occur transiently for outputs controlled by UDB logic after wakeup from Deep Sleep.

■ Workaround

None

■ Fix Status

Silicon and/or firmware fix is planned in Q4 2017 when this error will be removed from the datasheet.

4. 116 BGA: HBM ESD rating

■ Problem Definition

HBM ESD is rated at 1600 V versus spec of 2200 V on the 116 BGA package.

■ Parameters Affected

HBM ESD rating on the 116 BGA package

■ Trigger Condition(s)

NA

■ Scope of Impact

HBM spec of 2000 V not met for the 116 BGA package

■ Workaround

None

■ Fix Status

Silicon and/or firmware fix is planned in Q4 2017 when this error is expected to be removed from the datasheet

Document Number: 002-18787 Rev. *B





5. Wake-up time from Deep Sleep interrupt to first execution from IMO

■ Problem Definition

Wakeup time from Deep Sleep interrupt to firmware execution is 21 µs instead of 11 µs.

■ Parameters Affected

Time from Deep Sleep wakeup to firmware execution

■ Trigger Condition(s)

NA

■ Scope of Impact

Longer Deep Sleep wakeup time

■ Workaround

None

■ Fix Status

No fix planned

6. Frequency-Locked-Loop (FLL) wakeup time from Deep Sleep

■ Problem Definition

Time from Deep Sleep wakeup to execution from FLL is 26 µs instead of 15 µs.

■ Parameters Affected

Time from Deep Sleep wakeup to firmware execution from FLL

■ Trigger Condition(s)

NA

■ Scope of Impact

Longer Deep Sleep wakeup time to firmware execution from FLL

■ Workaround

None

■ Fix Status

No fix planned

7. Flash Read-While-Write (RWW) feature does not work

■ Problem Definition

Reading from one Flash Sector while writing to another is non-functional.

■ Parameters Affected

NA

■ Trigger Condition(s)

Attempting to read from a Flash address while Flash is being written to.

■ Scope of Impact

Attempting to use the RWW feature will cause Hard Faults.

■ Workaround

Use Blocking calls for System API functions. DMA/Data-Wire, Crypto, and SMIF (QSPI) blocks are bus masters and must be disabled while the Blocking call is underway if they make any Flash accesses. Basically, there must be no Flash access before the Blocking call is completed. There is a partial workaround for a special case described in the next item.

■ Fix Status

Silicon and/or firmware fix is planned in Q4 2017 when this error will be removed from the datasheet.

Document Number: 002-18787 Rev. *B

PRELIMINARY

PSoC® 6 MCU: PSoC 63 with BLE Datasheet

8. Flash RWW feature requires blocking for 1 ms when Writes to the Emulated EEPROM Sector (32 KB Sector) are done

■ Problem Definition

Writing to the 32-KB Flash Sector while attempting to read Flash before 1 ms from the beginning of the Write does not work.

■ Parameters Affected

NΔ

■ Trigger Condition(s)

Attempting to read from a Flash address less than 1 ms after the beginning of a write to the 32-KB Flash sector.

■ Scope of Impact

Attempting to read from Flash less than 1 ms after the beginning of a write to the 32-KB sector will cause Hard Faults.

■ Workaround

DMA/Data-Wire, Crypto, and SMIF (QSPI) blocks are bus masters and must be disabled for a period of 1 ms after the call is made if they access Flash. Basically, there must be no Flash access for a period of 1 ms after a write to the 32-KB Sector is initiated. This workaround allows BLE connectivity to be maintained when the 32-KB sector is used for writing pairing information.

■ Fix Status

Silicon and/or firmware fix is planned in Q4 2017 when this error will be removed from the datasheet.

9. CMAC-based authentication of Boot Flash code in Supervisory Flash can be spoofed

■ Problem Definition

CMAC is used to verify authenticity of the Boot Flash but the AES key can be made visible and the integrity of the Message Authentication is compromised.

■ Parameters Affected

NA

■ Trigger Condition(s)

NA

■ Scope of Impact

The AES Key is stored in SROM and can be read out in parts, which are in the normal life cycle stage mode. This will be replaced by a Secure Hash Authentication (SHA) method, which does not use a key.

■ Workaround

None

■ Fix Status

Silicon and/or firmware fix is planned in Q4 2017 when this error will be removed from the datasheet.

10.Protection Context (PC) is not restored properly in system calls that inherit the Client's PC.

■ Problem Definition

Some System calls can inherit the client's Protection Context (PC); the PC is restored on completion of the call except for the inheritance of PC 0.

■ Parameters Affected

NΑ

■ Trigger Condition(s)

NA

■ Scope of Impact

Protection context can be changed inadvertently causing access failures.

■ Workaround

For System Calls that inherit the Client's Protection Context (PC), PC_SAVED must be Set to 0 if the previous Protection Context was PC0. The CM0+ must be used in Protection Context 0.

Document Number: 002-18787 Rev. *B Page 60 of 63



PRELIMINARY

PSoC® 6 MCU: PSoC 63 with BLE Datasheet

■ Fix Status

Silicon and/or firmware fix is planned in Q4 2017 when this error will be removed from the datasheet.

11. Hard Fault results if two system calls occur simultaneously and the first system call inherits a non-zero Context.

■ Problem Definition

If two system calls are made simultaneously, the NMI Handler will try to service the second system call as well before returning. If the first system call inherited a non-zero Protection Context, then the second call will cause a Hard Fault if tries to access a protected region.

■ Parameters Affected

NA

■ Trigger Condition(s)

Back-to-back system calls with the first call inheriting a non-zero Protection Context.

■ Scope of Impact

Protection context can be changed inadvertently causing access failures.

■ Workaround

Workaround is to use an IPC channel to make sure that the first system call is completed before making the next call.

■ Fix Status

Silicon and/or firmware fix is planned in Q4 2017 when this error will be removed from the datasheet.

Document Number: 002-18787 Rev. *B Page 61 of 63





Revision History

Description Title: PSoC [®] 6 MCU: PSoC 63 with BLE Datasheet, Programmable System-on-Chip (PSoC [®]) Document Number: 002-18787						
Revision	ECN	Orig. of Change	Submission Date	Description of Change		
**	5660056	WKA	04/28/2017	New datasheet		
*A	5826280	WKA	07/20/2017	Updated Power System and Timer/Counter/PWM Block sections. Updated Table 4, Table 7, Table 18, and Table 24. Updated SID420 max value. Updated Table 39 Conditions. Removed SID335, SID336, and SID337. Updated Ordering Information.		
"	5896512	WKA	09/27/2017	Changed PSoC 63BL references throughout the document to PSoC 63. Updated Deep Sleep mode current. Updated 32-kHz ILO accuracy ratio. Updated Power section. Updated Table 3, Table 4, Table 5, Table 7, Table 13, Table 14, Table 15, Table 18, and Table 37. Updated SID180S, SID237, and SID396Q spec values. Updated Conditions for SID454. Removed WCO Specifications. Updated Ordering Information. Added Errata.		

Document Number: 002-18787 Rev. *B Page 62 of 63

PRELIMINARY

cypress.com/wireless

PSoC® 6 MCU: PSoC 63 with BLE Datasheet

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Wireless Connectivity

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Memory

Microcontrollers

cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

cypress.com/memory

cypress.com/mcu

PSoC cypress.com/psoc
Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only intermally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, functional devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-18787 Rev. *B Revised September 27, 2017 Page 63 of 63