Abstract

Three test procedures were used to assess the pulse load capability (PLC)—the stability of precision foil and thin film chip resistors under pulses of increasing voltages for duration below 0.1 s, in three time ranges: milliseconds, microseconds and nanoseconds:

- **Test 1**: Rectangular pulses of durations between 100 ms and 0.1 ms
- **Test 2**: Exponential pulses (by capacitor discharge) of energy equivalent to rectangular pulses of duration 150 μs, 25 μs, 5 μs, and 1 μs and voltages increased up to 5500V or until one of the chips in a group of 20 showed a drift of 0.01%, 0.1%, 1%, and 10%
- **Test 3**: For pulse durations in the nanoseconds range, electrostatic discharge (ESD) testing was performed per recommendations of the International (IEC) generic and European (EN) detail standards. Voltage levels from 2 kV to 24 kV were applied and, at each level, the resistance drift was recorded.

Test results indicate that for pulse durations down to 1 ms, the foil and the thin film chips perform similarly; but for shorter pulses, the foil chips show an advantage over thin film chips. This advantage increases with shortening of pulse duration and approaching an adiabatic process. The advantage of foil resistors stems from the bulk metal properties of the resistive material resulting in high stability, and from its high thermal capacity as it is about hundred times thicker than the thin film layer.

In longer pulses, the difference is small as the substrate has the time to absorb the heat. The pulse load capability test results are compared with the recommendations of international and other standards concerning pulse load rating of chip resistors. Two articles published in the past (Ref. 1 and 2) about pulse loading of resistors are reviewed. Failure analysis was performed to determine the failure modes under high power pulses and recommendations are suggested for design improvements to increase the pulse load capability.

Introduction

The datasheets of precision resistors usually specify the initial tolerance of the ohmic value, the temperature coefficient of resistance (TCR), the nominal power (Pn) rating and the maximum resistance drift after loading at Pn and at a high ambient temperature during a stated time. Resistor's design and manufacturing methods tend to achieve the best above mentioned specifications at lowest cost without optimizing for pulse load capability.

For a circuit designer these specifications are adequate in applications of continuous resistor's load, but not in case of high intermittent load—for instance consisting of pulses of a given power, duration, and periodicity—or in case an immunity to external disturbances, like electrostatic discharge (ESD) or electromagnetic compatibility (EMC) is required for entry into a given country’s market.

These requirements address usually electronic devices, not the components like resistors used in these devices—but manufacturers of the devices often include some ESD and EMC specifications in their resistor's qualification requirements.

---

**List of Abbreviations**

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DUT</td>
<td>Device under test</td>
</tr>
<tr>
<td>EMC</td>
<td>Electromagnetic compatibility</td>
</tr>
<tr>
<td>ESD</td>
<td>Electrostatic discharge</td>
</tr>
<tr>
<td>MLCP</td>
<td>Maximum load for continuous pulses</td>
</tr>
<tr>
<td>MLSP</td>
<td>Maximum load for single pulses</td>
</tr>
<tr>
<td>MPPV</td>
<td>Maximum permissible pulse voltage</td>
</tr>
<tr>
<td>OEM</td>
<td>Original equipment manufacturer</td>
</tr>
<tr>
<td>O/L</td>
<td>Overload</td>
</tr>
<tr>
<td>PEO/L</td>
<td>Periodic electric overload</td>
</tr>
<tr>
<td>PLC</td>
<td>Pulse load capability</td>
</tr>
<tr>
<td>Pn</td>
<td>Nominal power rating</td>
</tr>
<tr>
<td>SPHVO</td>
<td>Single pulse high voltage overload test</td>
</tr>
<tr>
<td>TCR</td>
<td>Temperature coefficient of resistance</td>
</tr>
</tbody>
</table>
Pulse Load Capability of Precision Chip Resistors

EMC testing of electronic devices is addressed by many different categories of standards:

- International: ISO, CISPR/IEC 61000 (IEC 60601-1-2 for medical equipment)
- European Union directives (EN, IEC)
- USA: MIL-STD-883, ANSI, FDA (for medical devices), FCC (for telecommunication), SAE (automotive)
- Specific to OEM

Production Technologies and Standard Sizes of Chip Resistors

Table 1 shows typical specifications for two main technologies used in production of precision surface mounted chip resistors: Bulk Metal® Foil (BMF) and thin film.

Foil chips are produced by cementing to a ceramic substrate a nickel-chromium alloy foil, rolled to a thickness between 2 microns and 10 microns.

Thin film chip production involves deposition (by evaporation, sputtering, or similar methods) on a ceramic substrate of a film, mainly nickel-chromium or tantalum nitride.

<table>
<thead>
<tr>
<th>Production Technology</th>
<th>Best TCR, MIL Range, ppm/°C</th>
<th>Range of Ohmic Values, All Chip Sizes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bulk Metal® Foil</td>
<td>0.2</td>
<td>50 to 150 kΩ</td>
</tr>
<tr>
<td>Thin Film</td>
<td>10</td>
<td>30Ω to 3 MΩ</td>
</tr>
</tbody>
</table>

Pulse Load Capability and Testing Per International Standards

The international generic specification of fixed resistors, IEC 60115-1 and its modification, the European EN 60115-1 define several test and measurement procedures.

The detail chip resistors’ specification EN 140401-801+A1 and the draft prEN 140401-801:200X refer to EN 60115-1 and provide specifications for PLC testing of precision chip resistors. The EN 140401-801+A1 contains three logarithmic scale PLC graphs in Time - Power coordinates covering a range of pulse durations from 10 μs to 100 ms, with 4 curves for 5 sizes of chips (one curve for two largest sizes, RR3216M and RR5025M).

- Maximum load for continuous pulses (MLCP), rectangular or equivalent, for which the average load does not exceed the nominal load
- Maximum load for single pulses (MLSP)
- Maximum permissible pulse voltage (MPPV)

The curves of the two first graphs consist of horizontal segments for pulse durations between 10 μs and 200 μs, falling straight lines between 0.6 ms and 100 ms (0.1s) and transition curves joining the horizontal and falling straight lines.

The horizontal segment indicates a constant load—from 2.2W (for the smallest chip size) to 18W (for the largest) for MLCP and 3.8W to 30W respectively for MLSP.

The falling lines start from load values about 20% below the mentioned single pulses’ constant load values and descend to values of 0.2W for the smallest chip size and to 1.7W for the largest size for MLCP, and to 0.38W and 3W, respectively, for MLSP. These load values at 0.1s are 6 to 12 times larger than the respective rated continuous dissipation values at 70°C.

Fig. 1 shows, for the chip size RR3216M (RR1206 English size) the two segments of the MLSP chart—MLSP for the constant load segment and MLSP for the falling one. The slope of the MLSP line represents approximately a t^{-0.4} time dependence of pulse power P:

\[ \log(P_2/P_1) = -0.4 \times \log(t_2/t_1) \text{ or: } P_2/P_1 = (t_2/t_1)^{-0.4} \]
Pulse Load Capability of Precision Chip Resistors

The third graph puts, for the two largest chip sizes, the maximum permissible pulse voltage at 700V for pulse durations from 10 μs to 300 μs, declining to 240V for 0.1s duration. For the smallest chip size the voltages are about 180V and 60V, respectively.

Additional pulses are specified in Qualification Approval and Quality Conformance Inspection tests (referenced to EN 60115-1) of Annex A of the EN 140401-801+A1 specification:

- Overload (O/L): Load of 6.25 times the rated dissipation (for ohmic values up to the critical value), duration from 0.5s for the smallest size to 2s for RR3216M (see O/L point in Fig. 1). Maximum allowed resistance change depends on Stability Class (1, 0.5, 0.25 and 0.1) and for class 0.1 is ±0.05% R +0.01Ω. In the USA, the specification MIL-PRF-55432 of chip resistors requires a duration of 5s for a similar test and no other pulse tests are specified (see point O/L, US on Fig. 1).

- Periodic electric overload (PEO/L): Pulses of 0.1s: 1000 cycles at a load of 15 times the rated dissipation at 70°C, 0.1s on and 2.5s off. This load, compared to the continuous pulses graph at 0.1s has a value close to it for two smallest sizes and down to half for larger chip sizes. Such continuous pulses result in an average load: \[ P_{AV} = 0.1/(0.1 + 2.5) = 1/26 \] of pulse power and 6.25/26 = 0.24 of nominal the nominal power rating (see PEO/L point in Fig. 1). Maximum allowed resistance change is ±(1% R +0.05Ω).

- Single pulse high voltage overload test (SPHVO): Pulse of waveform 10 μs/700 μs per EN60115-1 specification. The voltage applied is 10 times the rated or twice the maximum voltage and it charges a 20 μF capacitor. The discharge circuit contains, beside the tested resistor, two series resistors of 40Ω total and a shunting resistor of 50Ω. As a result, the pulse duration increases slightly with increase of chip’s ohmic value. The percentage of capacitor’s discharge energy dissipated by the tested chip resistor decreases, but not its absolute value because the level of charge voltage is based on chip’s rated voltage. Fig. 1 shows four points for four randomly chosen ohmic values (10Ω, 100Ω, 400Ω and 16 000Ω), the duration and the power of an equivalent rectangular pulse that the tested resistor will have to dissipate. The duration changes from 222 μs for 10Ω to 500 μs for 160 000Ω. The latest value is the critical value for this chip size—the chip will dissipate the nominal rated power of 0.25W when the maximum voltage of 200V is applied to it, while in this test the capacitor is charged at 2 kV (10 times the rated voltage), a voltage of 1999.5V will build up across the tested resistor, but due to the 50Ω shunt a very small current will flow in it. Low value resistors will be stressed with low voltages—for instance, for a 100Ω resistor, the test voltage will be 50V (36V across the chip). Maximum allowed resistance change is ±(0.5% +0.05Ω).

Among the PLC tests recommended by the generic resistor’s specification but not in the detail chip resistor’s specification is the 1.2 μs/50 μs “lighting pulse”, similar to the SPHVO and sometimes requested by the OEM. In this case, a 2 μF capacitor is charged and the discharge circuit contains, beside the tested resistor, two resistors of 37.5Ω total in series with it and a shunting resistor of 33Ω. Like in the SPHVO test, the pulse duration and percentage of capacitor’s discharge energy dissipated by the tested chip resistor both depend on its ohmic value, but not so the charge voltage, which in this case is a multiple of chip’s maximum voltage.
Pulse Load Capability of Precision Chip Resistors

Test 1 - For Pulses of Duration Between 0.1 ms and 100 ms

Rectangular pulses of durations 0.1 ms, 1 ms, 10 ms, and 100 ms were applied to 1000Ω foil and thin film resistors—groups of 5 chips, size RR3216M/RR1206. Power levels were increased after measurement by 10% each time until one chip in a group of five showed a drift of more than 0.1% +0.05Ω.

Each time 100 pulses were applied in time intervals long enough to reduce the average power to less than 10% of rated power. In Fig. 2, the results are represented by two broken lines and the triangles represent the corresponding values from the MLSP graph.

The graph shows a similar performance of foil and thin film from 0.1s down to about 0.003s and a superior performance of foil resistors for shorter pulses where the data of thin film is close to MLSP’s. At 0.0001s, the MLSP specifies 30W, thin film supported 36W, and foil 100W.

The EN specification does not affix any limit of resistance change to the MLSP chart’s values, but the limit for SPHVO, which (except for low values) is equivalent to pulse duration of 0.0005 s, has a drift limit of ±(0.5% R +0.05Ω).

For this test an in-house built pulse generator was used. Chips of different resistance values were matched with different capacitances in the pulse generator in order to achieve exponential pulses equivalent to rectangular pulses of duration t.

Per specification EN140401-801, duration t of an equivalent rectangular pulse is t = 0.5 RC:

- 0.5 x 33Ω x 0.06 μF = 1 μs
- 0.5 x 1000Ω x 0.01 μF = 5 μs
- 0.5 x 5000Ω x 0.01 μF = 25 μs
- 0.5 x 30 000Ω x 0.01 μF = 150 μs

Voltage levels were increased after measurement by 10% each time until one chip of a group of 20 showed a drift of more than 0.01%, and increases were continued for drifts of 0.1%, 1%, and 10%. Highest voltage before a given drift occurred was recorded as a safe voltage and the corresponding safe power, \( P_S = U_S^2/R \), was computed.

In case the maximum pulse-generator’s voltage of 5500V did not cause a given drift, it was recorded as the safe voltage.

In Fig. 3, the results are represented in two charts—Chart A for drifts less than 0.01% and less than 0.1%, and Chart B for drifts less than 1% and less than 10%. Broken lines represent thin film and continuous lines represent foil chips.

Safe power for drift of 1% and 10%, 150 μs pulse for foil chips is not shown because the maximum available voltage (5500V) of the pulse generator did not suffice to cause a relevant drift.

A horizontal line joining two round points in Fig. 3B represents, for reference, a segment of the MLSPc line (see Fig. 1).

The graph shows a superior performance of foil over thin film chips, especially for applications requiring high stability—low drift. The thin film performed poorly at the
Pulse Load Capability of Precision Chip Resistors

These tests were performed per specifications EN140401-801-200X and EN60115-1. A test simulator conforming to the above mentioned specifications produces an adjustable voltage ESD pulse by discharging a 150 pF capacitor to the Device Under Test (DUT) with a discharge resistor of 330Ω connected in series. (These parameters differ from the ANSI/ESD 20-1999 standard which specifies a 100 pF capacitor and a 1500Ω discharge resistor.)

The waveform of the ESD simulator is verified by discharging the capacitor while a 2Ω calibration resistor replaces the DUT. The resulting pulse has, therefore, a time constant of:

\[ RC = (330 + 2) \times 150 \times 10^{12}\Omega \times (s/\Omega) = 49.8 \times 10^{-9}s \]

(about 50 ns compared to 150 ns per ANSI standard)

The ESD exponential waveform which was calibrated with a discharge resistance of 330Ω + 2Ω will have a time constant which is double when the DUT is a resistor of 332Ω and much longer with a high ohmic value DUT.

The prescribed test voltages are from 500V for the smallest chip size to 3000 for the largest. The limit of allowed change of resistance is set for all chip stability levels at 0.5%.

The test voltage assigned for the RR3216M/RR1206 size is 2 kV, and we used this voltage as a starting point of our test, submitting the chips to gradually increased voltages up to 24 kV or up to a failure of two (or more) chips in a lot, and recorded all resistance values.

At each voltage level three positive and three negative pulses were applied.

In order to compare the ESD susceptibility of chips coming from different technologies, samples of three types were tested:

A. Foil
B. TF1 thin film — nickel-chrome
C. TF2 thin film — tantalum nitride

Each lot contained 20 chips, bringing the total (for two values and three types) to 120 DUT. Tables 2, 3, and 4 show, for three levels of ESD discharge voltages, and for types which survived a lower voltage level, the number of resistors which shifted by more than 0.5% and the distribution by % of deviation of DUT which shifted by less than 0.5%.

Apart from this point all samples performed far above the MLSP specifications. The large scatter may be attributed to the fact that a different ohmic value was used for each pulse duration.

Test 3 - For Pulses of Duration in the Nanoseconds Range

These tests were performed per specifications EN140401-801-200X and EN60115-1. A test simulator conforming to the above mentioned specifications produces an adjustable voltage ESD pulse by discharging a 150 pF capacitor to the Device Under Test (DUT) with a discharge resistor of 330Ω connected in series. (These parameters differ from the ANSI/ESD 20-1999 standard which specifies a 100 pF capacitor and a 1500Ω discharge resistor.)

The waveform of the ESD simulator is verified by discharging the capacitor while a 2Ω calibration resistor replaces the DUT. The resulting pulse has, therefore, a time constant of:

\[ RC = (330 + 2) \times 150 \times 10^{12}\Omega \times (s/\Omega) = 49.8 \times 10^{-9}s \]

(about 50 ns compared to 150 ns per ANSI standard)

The ESD exponential waveform which was calibrated with a discharge resistance of 330Ω + 2Ω will have a time constant which is double when the DUT is a resistor of 332Ω and much longer with a high ohmic value DUT.

The prescribed test voltages are from 500V for the smallest chip size to 3000 for the largest. The limit of allowed change of resistance is set for all chip stability levels at 0.5%.

The test voltage assigned for the RR3216M/RR1206 size is 2 kV, and we used this voltage as a starting point of our test, submitting the chips to gradually increased voltages up to 24 kV or up to a failure of two (or more) chips in a lot, and recorded all resistance values.

At each voltage level three positive and three negative pulses were applied.

In order to compare the ESD susceptibility of chips coming from different technologies, samples of three types were tested:

A. Foil
B. TF1 thin film — nickel-chrome
C. TF2 thin film — tantalum nitride

Each lot contained 20 chips, bringing the total (for two values and three types) to 120 DUT. Tables 2, 3, and 4 show, for three levels of ESD discharge voltages, and for types which survived a lower voltage level, the number of resistors which shifted by more than 0.5% and the distribution by % of deviation of DUT which shifted by less than 0.5%.

The foil chips under a stress of 24 kV drifted less than thin film chips under a stress of 2 kV or 3 kV. As power is proportional to the square of the voltage, the ratio of stress, in Watts, is \((24/2)^2 = 144\) or \((24/3)^2 = 64\).
Pulse Load Capability of Precision Chip Resistors

For instance, after ESD up to 24 kV (see Table 4), all the 20 foil chips of 30Ω shifted less than 0.2%.

- Three thin film lots failed the 0.5% limit at 2 kV, the fourth at 3 kV.
- The 30Ω foil lot shifted less than 0.05% at 2 kV and 3 kV, and less than 0.2% at 24 kV.
- The 1 kΩ foil lot shifted less than 0.01% up to 24 kV.

**TABLE 2 - 2 kV ESD DISCHARGE - COMPARISON OF DEVIATIONS, FOIL VS. THIN FILM**

<table>
<thead>
<tr>
<th>TYPE AND VALUE</th>
<th>&gt; 0.5%</th>
<th>0.2% to 0.5%</th>
<th>0.1% to 0.2%</th>
<th>0.05% to 0.1%</th>
<th>0.02% to 0.05%</th>
<th>0.01% to 0.02%</th>
<th>&lt; 0.01%</th>
</tr>
</thead>
<tbody>
<tr>
<td>Foil, 30 Ω</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>6</td>
<td>13</td>
</tr>
<tr>
<td>TF1, 30 Ω</td>
<td>12</td>
<td>8</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>TF2, 30 Ω</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>8</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>Foil, 1000 Ω</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>20</td>
</tr>
<tr>
<td>TF1, 1000 Ω</td>
<td>20</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>TF2, 1000 Ω</td>
<td>20</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

**TABLE 3 - 3 kV ESD DISCHARGE - COMPARISON OF DEVIATIONS, FOIL VS. THIN FILM**

<table>
<thead>
<tr>
<th>TYPE AND VALUE</th>
<th>&gt; 0.5%</th>
<th>0.2% to 0.5%</th>
<th>0.1% to 0.2%</th>
<th>0.05% to 0.1%</th>
<th>0.02% to 0.05%</th>
<th>0.01% to 0.02%</th>
<th>&lt; 0.01%</th>
</tr>
</thead>
<tbody>
<tr>
<td>Foil, 30 Ω</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>8</td>
<td>11</td>
</tr>
<tr>
<td>TF2, 30 Ω</td>
<td>4</td>
<td>10</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Foil, 1000 Ω</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>20</td>
</tr>
</tbody>
</table>

**TABLE 4 - 24 kV ESD DISCHARGE - COMPARISON OF DEVIATIONS, FOIL VS. THIN FILM**

<table>
<thead>
<tr>
<th>TYPE AND VALUE</th>
<th>&gt; 0.5%</th>
<th>0.2% to 0.5%</th>
<th>0.1% to 0.2%</th>
<th>0.05% to 0.1%</th>
<th>0.02% to 0.05%</th>
<th>0.01% to 0.02%</th>
<th>&lt; 0.01%</th>
</tr>
</thead>
<tbody>
<tr>
<td>Foil, 30 Ω</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>14</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>Foil, 1000 Ω</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>20</td>
</tr>
</tbody>
</table>

Observations of Failure Analysis

The most common observed failure mode was a dislocation or evaporation of resistive material in a location suggesting a “hot spot”—heat generated in a spot of high energy density. It was especially evident in low value thin film chips with laser cut resistive patterns: a current crowding occurs at the top of a laser cut (kerf) where the current changes its direction.

During a very short and high voltage pulse a spark occurs sometimes across the kerf—especially in low-ohm patterns containing few lines and, therefore, a high potential difference between adjacent lines or over the kerf cut by the laser in a loop which shunts a part of the pattern (a high electrical field is created in the kerf).

Short Review of Former Publications

(See Bibliography Below)

The paper of Ref. 1, dated 1975, describes studies of failures of resistors after application of increasing pulse power of duration between 1 μs to 10 ms. A 5% change of resistance was considered a failure and the following families of resistors are discussed: carbon composition, wire-wound and thin film (cylindrical). The major changes in resistor manufacturing technologies for the electronic market were the trend of miniaturization and surface mounted technology. However, many conclusions of the investigation are relevant also today for the precision chip resistors. For instance, the problem of power crowding in spiraled film resistors and the t^-1/2 time dependence of pulse power for pulses over 20 μs long.
Pulse Load Capability of Precision Chip Resistors

The paper of Ref. 2, dated 1995, discusses the European Standards and law concerning electromagnetic compatibility (EMC) of electronic devices, their relevance for components, and particularly to resistors. Experimental findings are presented of pulse load capability (PLC) in the nanosecond range by application of several ESD pulses and measuring the resistance drift after each pulse.

In the microseconds range the pulse 1.2 μs/50 μs was applied.

Types of resistors tested and compared were 0603 size chips—metal film, a proprietary cermet film and thick film.

The book of Ref. 3 proposes to calculate resistor’s temperature rise for single pulses of duration below 0.1s based on an adiabatic process and the weight of the wire. A calculation for a wire-wound resistor is presented. This suggests a $t^{-1}$ time dependence of pulse power (constant energy), as opposed to $t^{-0.4}$ relationship for chip resistors.

Conclusions and Recommendations

The data sheets of resistors available on the market provide a limited information (or no information at all) about pulse load capability. It is not practical to cover all the parameters of required specification—pulse shape, duration, power, and repetition rate. Therefore, the first step recommended to a circuit designer is to check if there is a standard specified pulse close enough to the needed one and to request capability information per his specification and this standard.

As the resistor’s design is not usually optimized for short pulses, it is sometimes possible to improve short pulse capability by special design for a small increase in manufacturing costs: for instance “hot spots” in the resistive pattern are admissible at continuous rating but create high temperature gradients in short pulses. Improved design is uneconomical for general applications, but may provide a solution for a short pulse application.

For pulses of durations below 1 ms, the mass of the resistive layer becomes increasingly important and the choice of foil resistors, with their relatively thick resistive layer and a pattern avoiding hot spots, can lead to a reduction in chip’s size.

Bibliography


Acknowledgements

The author would like to thank the following persons for their help in preparation of this paper:

- Dr. Felix Zandman for initiating and supervising this work
- Ilya Aronson, Leonid Achtman, Isay Genchin, Michael Belman, Yuval Hernik, Alex Romanow, and Alex Yakir for performing the tests, and assistance in preparation of the paper
- Wolfgang Werner of Vishay Beyschlag for information about standards and specifications concerning ESD and EMC