



ARM Cortex-M4 based LPC4000 Family

October/November 2010

Presenter's Name



Agenda

- ▶ **Introduction**
- ▶ **Introducing the Cortex-M4 LPC4300**
- ▶ **NXP's advanced peripherals**
- ▶ **Demo**
- ▶ **Tools / Getting started**





Introduction

NXP Semiconductors



- **Headquarters:** Eindhoven, The Netherlands
- **Employee base:** about 28,000 employees working in more than 25 countries
- **Net sales:** \$3.8 billion in 2009
- **Patents:** ~14,000 issued and pending
- **R&D:** Over \$600 million investment per year
- **Innovation track record dating 50+ years**



NXP is a leader in ARM Flash MCUs



- ▶ Clear strategy: 100% focus on ARM
- ▶ Top performance through leading technology & architecture
- ▶ Design flexibility through pin- and software-compatible solutions
 - Scalable memory sizes
 - Widest range of peripherals
- ▶ Unlimited choice through complete families for multiple cores

8051

ARM7

ARM9

Cortex
M0


Cortex
M3

Cortex
M4

Cortex
Intelligent Processors by ARM®


NXP microcontrollers = One continuum

→ Five MCU cores lined up to serve a full range of application requirements




NXP changing the industry MCU landscape

→ *Breaking through traditional boundaries of 8b, 16b, 32b and DSP*



Powerful Cortex-M instruction set



ARM Cortex™-M0 based parts

Cortex-M0

- ▶ Low Power
- ▶ Superior Code Density
- ▶ 32-bit performance
- ▶ Low Cost



ARM Cortex™-M3 based parts

A dark grey, square-shaped microchip with the text "Cortex-M3" printed in white on its surface.

Cortex-M3

- ▶ General purpose, 32-bit microprocessor
- ▶ High performance
- ▶ Very low power consumption.

Pin compatible options from M0 to M3



ARM Cortex™-M4 based parts

Cortex-M4

- ▶ Adds DSP extensions and a Floating Point Unit



Rapidly growing family of Cortex-M microcontrollers

→ Check pin- and software compatible options: www.nxp.com/microcontrollers

Cortex-M4

+150MHz

LPC4300

MCU with powerful DSP extensions

Cortex-M3

Up to 150MHz

LPC1800

Memory options up to 1MB flash, 200k SRAM

LPC1700

High-performance with USB, Ethernet, LCD, and more

LPC1300

USB solution, incl. on-chip USB drivers

Cortex-M0

Up to 50MHz

LPC1200

Memory options up to 128k flash

LPC1100

Best-in-class dynamic power consumption

LPC11A00

Mixed-signal, incl. DAC, Temp Sensor, Comparators

LPC11U00

USB solution, incl. on-chip USB drivers

LPC11C00

CAN solution, incl. on-chip CAN drivers



The image features a stylized logo for the LPC4000. It consists of a vertical blue bar on the left, a central yellow arrow pointing to the right, and two olive-green triangular shapes at the top and bottom corners of the yellow arrow. The text 'LPC4000' is centered within the yellow arrow.


LPC4000

Cortex-M4 Introduction

- ▶ **Feb 22**, ARM Launches Class-Leading Cortex-M4 Processor For High Performance Digital Signal Control
 - combination of high-efficiency signal processing and MCU technology
- ▶ **Feb 22**, NXP Licenses ARM Cortex-M4 Processor for 32-bit Microcontroller Signal Processing Applications
 - **complements NXP's Cortex-M3 and Cortex-M0** processor-based devices and enables us to provide an end-to-end solution to the MCU community
- ▶ **April 12**, NXP Demonstrates New Class of DSC Based on ARM Cortex-M4
 - **first working silicon** of newest NXP microcontrollers based on the ARM Cortex-M4
 - the DSP extensions of the Cortex-M4 offer significant advantages, for example, offering 5 to 10 times improvement in complex DSP algorithms
- ▶ **Now**, Close cooperation with lead customers and DSP algorithm developers




NXP Cortex-M4 Roadmap




Introducing the LPC4300 Family

- ▶ Cortex-M4 based Digital Signal Controller
 - ▶ Cortex-M0 Subsystem
 - ▶ Up to **1 MB Flash**
 - Dual-Bank Flash provides safe in-application programming (IAP)
 - ▶ Large SRAM: up to **200 KB SRAM**
 - ▶ SPI Flash Interface with four lanes and up to 80 Mbps/lane
 - ▶ State Configurable Timer Subsystem
 - ▶ SGPIO
 - ▶ Two **High-speed USB 2.0** interfaces. An on-chip High-speed PHY
 - ▶ Pin compatibility with Cortex-M3 parts
- ▶ **Additional Features**
 - 10/100 Ethernet MAC
 - LCD panel controller (up to 1024H x 768V)
 - Two 10-bit ADCs and 10-bit DAC at 400kps
 - Eight-channel General-Purpose DMA (GPDMA) controller
 - Motor Control PWM
 - Quadrature Encoder Interface
 - 4x UARTs, 2x I2C, I2S, CAN 2.0B, 2x SSP/SPI
 - Smart card interface
 - Up to 80 general purpose I/O pins



LPC4300

Advance Information



Code Compatible

LPC4000



LPC4300 Cortex-M4

LPC1800




LPC1800 Cortex-M3



LPC4300

Cortex-M4


Advance Information



Microcontroller Core – CPU

LPC4000 Family Cortex-M4 Features:

- NVIC & WIC
 - Supports peripheral interrupts
- MPU (Memory Protection Unit)
 - Supports up to 8 regions
- FPU (Floating Point Unit)
 - IEEE 754 compliant
- Full Debug Options:
 - JTAG/SWD
 - ETM
 - Flash Patch
- 150MHz Execution
 - Flash or SRAM



NXP's low-leakage 90nm process technology allows operation at up to 150MHz


Microcontroller Core – Power Control

▶ Flexible clock generation unit:

- Allows clock to each peripheral to be configured independently.
 - Can use different source and create different frequencies.
 - Unused peripherals can be turned off by disabling the clock.

▶ Low power modes:

- **Sleep:**
 - CPU execution is suspended but peripherals continue
- **Deep-Sleep**
 - Main oscillator and all internal clocks except the IRC are stopped Flash memory is in standby, ready for immediate use
- **Power-down**
 - Same as Deep-Sleep mode except Flash and IRC are shut down, state is preserved
- **Deep power-down**
 - All clocks including IRC are stopped. Internal voltage is turned off
 - Complete system state is lost, special registers in the RTC domain are preserved
 - Wake up via reset, external pin, or RTC Alarm



LPC4300

Cortex-M0 Subsystem


Advance Information



Cortex-M0 Subsystem - Overview



+



= LPC4300

Processing Application

Real Time Control

Audio/Image Processing
Control Algorithm

+

Peripheral Control
Protocol Emulation

= **Solution!**


Cortex-M0 subsystem - unburdens the main Cortex-M4 core!

Separates Processing and Real Time Control – in one chip





Cortex-M0 Subsystem - Overview

- ▶ Highly flexible Cortex-M0 subsystem features
 - Connected to the internal bus matrix giving access to all peripherals.
 - NVIC for dedicated interrupt support.
 - Separate clock and power control
 - Shared memory allows easy inter-processor communication




Cortex-M0 Subsystem – Audio Processing

- ▶ **Cortex-M4:** Full power devoted to Audio processing
- ▶ **Cortex-M0:** Handles the hardware control – I²S & USB



Cortex-M0 Subsystem – Motor Control

- ▶ **Cortex-M4:** Single shunt Field Oriented Control (FOC)
- ▶ **Cortex-M0:** Receives control commands via CAN interface



Cortex-M0 Subsystem - Development

Cortex-M4 and Cortex-M0 share a debug interface allowing a single JTAG/SWD unit to debug both cores

The image displays two screenshots of the uVision4 IDE. The left screenshot shows the 'Registers' window with the following values:

Register	Value
R0	0x180000d5
R1	0x18001090
R2	0x00000000
R3	0x00000000
R4	0x180006b8
R5	0x00000001
R6	0x180006b8
R7	0x00000000
R8	0x00000000
R9	0x00000000
R10	0x00000000
R11	0x00000000
R12	0x00000000
R13 (SP)	0x18001290
R14 (LR)	0x18000669
R15 (PC)	0x180000d4
xPSR	
N	0
Z	1
C	1
V	0
Q	0
T	1
IT	Disabled
ISR	0

The right screenshot shows the 'Registers' window with the following values:

Register	Value
R0	0x10000637
R1	0x10004298
R2	0x00000000
R3	0x10000735
R4	0x10000764
R5	0x10000764
R6	0x180006b8
R7	0x00000000
R8	0x00000000
R9	0x00000000
R10	0x00000000
R11	0x00000000
R12	0x00000000
R13 (SP)	0x10004298
R14 (LR)	0x1000071d
R15 (PC)	0x10000636
xPSR	
N	0
Z	1
C	1
V	0
Q	0
T	1
IT	Disabled
ISR	0

Both screenshots show the 'Banked' registers section with the following values:

Register	Value
MSP	0x18001290
PSP	0x00000000

The code editor in the right screenshot shows the following code:

```
#include <stdio.h>
#include "LPC18xx.h"
#include "scu.h"

unsigned long msec;

void IOInit(void);

int main(void)
{
    SystemInit();
    IOInit();

    #define USE_XTAL 0

    #if USE_XTAL
        SetClock(XTAL, (CLKSRC_Type)12000000UL, DIV1);
        SetPL160M(SRC_XTAL, 10);
        SetClock(BASE_M3_CLK, SRC_PL160M_0, DIV1); // Run base M3 clock from PL160M, no div
        SetClock(BASE_OUT_CLK, SRC_XTAL, DIV1); // Show base out clock on output
    #else
        // Use IRC
        SetPL160M(SRC_IRC, 10); // Set PL160M @ 10*12=120 MHz
        SetPL160M(SRC_IRC, 6); // Set PL160M @ 10*12=72 MHz
        SetClock(BASE_M3_CLK, SRC_PL160M_0, DIV1); // Run base M3 clock from PL160M, div by
        SetClock(BASE_OUT_CLK, SRC_IRC, DIV1); // Show base out clock on output
    #endif

    // M3Frequency is automatically set when SetClock(BASE_M3_CLK... was called.
    SysTick_Config(M3Frequency/1000); // Generate interrupt @ 1000 Hz
    IOInit();

    while (1)
    {
        msec = 500; // Loop forever
        while(msec):
            LPC_GPIO4->PIN ^= (1<<14);
    }
}
```



LPC4300




Memory

Advance Information




Memory - Dual Bank Flash

- ▶ Two 512K byte banks of flash memory.
- ▶ Can be used as a single 1M byte memory area.
- ▶ Enhanced memory controller and 256-bit wide interface allows operation at up to 150MHz.



Memory - SRAM

- ▶ Up to 200KB static RAM available.
- ▶ Optimized for DSP use - 96kB and 40kB SRAM blocks accessible by high speed system bus can be used for code and data storage.
- ▶ 32kB and 16kB SRAM blocks with separate bus interfaces.
- ▶ Block/bus architecture allows simultaneous CPU and DMA accesses to different SRAM areas.



LPC4300


SPI Flash Interface

Advance Information



SPIFI - Overview

SPI Flash Interface



Patented feature that maps low-cost serial flash memories into the internal memory system.

SPIFI - Supported Devices

- ▶ Compatible with both standard and Quad SPI flash memory devices from a majority of suppliers:


Atmel, Gigadevice, Macronix Numonyx (now Micron) SST (now Microchip), Winbond



- ▶ A couple of years ago, PCs started using Quad-SPI Flash for loading BIOS . The high PC volumes forced prices down to low levels
- ▶ Advantages: High speeds, small packages/few pins, low cost
- ▶ Disadvantages: Not supported by standard MCUs -- UNTIL NOW!
- ▶ NXP's patent-pending SPI Flash Interface (SPIFI) on the LPC4300 series is the first and only MCU to take full advantage of Quad SPI Flash

SPIFI - Quad SPI Flash Interface

- ▶ SPI Flash Interface uses either 4 or 6 lines
 - Standard SPI flash uses CLK, CS, MISO and MOSI
 - Quad SPI flash uses CLK, CS IO0, IO1, IO2 and IO3



SPIFI – Image Storage – Problem




Image Storage: Problem

- Devices with complex user interfaces require storage for images that will be displayed on an LCD.
- Images can be stored in external SPI flash but usually have to be copied into internal SRAM and then sent to LCD controller.
- Problem with this approach is that it uses large amounts of internal SRAM

SPIFI – Image Storage – Solution





Image Storage: SPIFI Solution


- Image stored within external serial flash memory
- High speed quad SPI interface allows images to be transferred directly to LCD controller using DMA
- **Advantages of a SPIFI based solution:**
 - Does not use precious internal SRAM – available for other uses.

SPIFI - DSP Algorithm: Problem




- DSP applications are often loaded from flash into internal SRAM for high performance execution.
- These algorithms are stored within internal or external parallel memory
- **Problems with this approach:**
 - Have to add space consuming external flash memory to board OR
 - Have to sacrifice precious internal flash memory for algorithm storage

SPIFI - DSP Algorithm: Solution



+



- Store DSP algorithm in low cost external serial flash memory.
- Loaded into dedicated internal SRAM block for high speed execution.
- **Advantages of a SPIFI based solution:**
 - Low cost external SPI flash memory consumes minimal board space.
 - No waste of precious internal flash memory for code that is always executed from SRAM

LPC4300

State Configurable Timer Subsystem




Advance Information



SCT - Overview


- ▶ State Configurable Timer (SCT) is a timer/capture unit coupled with a highly flexible event driven state machine block.
- ▶ Allows a wide variety of timing, counting, output modulation, and input capture operations.
- ▶ Key Features:
 - 8 inputs
 - 16 outputs
 - 16 match/capture registers
 - 16 events
 - 32 states



SCT - Operation


Standard Timer

State/Event Logic



SCT - Example Application

Simple traffic light:



SCT - Example Application


- ▶ Four different allowed combinations (states) of the two display entities
- ▶ One external input (the button)
- ▶ Five outputs

#	Car lane lights	Pedestrian lane lights
1	Green	Red
2	Yellow	Red
3	Red	Red
4	Red	Green

SCT allows a this application to be implemented in hardware!

SCT – Easy to use

1. Design the state machine




2. Set the registers/timer

```

LPC_SCT->CTRL |= (1UL << 7);
LPC_SCT->TIM   = 0x4534;
LPC_SCT->ENB   &= 0x8001;
  
```

Library of examples will be available!

3. Let the SCT do the work!



LPC4300


Serial GPIO

Advance
Information



SGPIO - Overview


- ▶ Serial GPIO (SGPIO) = GPIO + Timer/Shift Register:
 - Used to create or captures multiple real time serial data streams.
 - No more having to write code loops to manipulate GPIO in real time.
 - Say goodbye to CPU intensive big banging!
- ▶ Key Features:
 - Up to 8 inputs/outputs each with their own timer/shift register unit.
 - Counter to control the rate at which data is clocked in/out.
 - Counter to control the number of bits clocked out/in.
 - Output has three states high, low, or high impedance.



SGPIO - Operation

Each SGPIO unit features:

- Two 32-bit shift registers
- Counter to control bit rate
- Counter to control number of bits clocked out/in
- Register controls the state (enable/disable) of the output for each bit that is clocked out.



SGPIO = Proprietary Serial Interface

SGPIO can be used to emulate proprietary serial interfaces

- **Problem:** Lots of peripherals on the market use **non-standard serial interfaces** (LCD drivers, audio codec etc).
- **Standard Microcontroller Solution (no SGPIO):**
 - Application designer has to write CPU intensive loops to create required bit streams – painful bit banging!
 - CPU is 100% occupied while waveform(s) are generated.
- **LPC4300 based Solution:**
 - Configure SGPIO to generate desired waveform(s) with just a few register writes.
 - Interrupt generated when data is clocked out – CPU is not blocked.

SGPIO = Standard Serial Interface

- ▶ To create a 7.1 channel I²S output 5 SGPIO units are required:
 - 4x I²S Data for 7.1 channels
 - 1x I²S WS
- ▶ Data is shifted out at $2M.fs$, M =data word length, fs =sampling rate
- ▶ For 32bit data and $fs = 96\text{kHz}$ the shift clock = $2.32.96\text{k} = 6.144\text{ MHz}$
- ▶ The I²S data shift register should be loaded with the 32b audio samples. The CPU has to read SRAM and load the slices at a rate of $8 \times 96\text{k}$ words/sec.
- ▶ The WS shift register should be loaded to create a 96kHz WS waveform.
- ▶ The I²S CLK does not need a dedicated shift register, it can be created from a shift counter output.
- ▶ CPU load: if an instruction takes 2 clk, SRAM access 2clk, SGPIO access 2clk then the CPU load is $6 \times 8 \times 96\text{kHz}$, this is **3% load at a 150MHz clk rate**

Create

I²S

OR

I²C

OR

SPI

OR...

LPC4300

USB 2.0
Ethernet

Advance
Information



Interfaces – USB & Ethernet

▶ Two USB 2.0 Interfaces:

- USB 2.0 Host/Device/OTG interfaces.
- One with on-chip high-speed PHY.
- One with on-chip full-speed PHY and ULPI interface for external high speed PHY



▶ Ethernet MAC with RMII and MII interfaces to external transceiver:

- Supports 10/100 Mbit/s
- TCP/IP hardware checksum
- DMA support allows high throughput at low CPU load
- IEEE 1588 advanced time stamp support.



The background features a vertical blue bar on the left side. To its right, there are two olive green triangular shapes pointing towards each other, creating a central yellow diamond-like area. The text 'Audio Application' is centered within this yellow area.

Audio Application

Audio Design Example

- ▶ 7-band Graphic Equalizer
 - Cortex-M3 LPC1768 running at 120MHz
 - Cortex-M4 running at 120MHz
- ▶ Designed using DSP Concept's Audio Weaver development environment
 - a graphical drag-and-drop design environment and a set of optimized audio processing libraries.


Real-time Demo

7 band parametric EQ

32-bit precision

Stereo processing

48 kHz sample rate



2nd order IIR Filter – AKA “Biquad”

Commonly used for control and audio filtering

Implemented using a difference equation.


Direct Form 1 structure is the most numerically robust - shown below

Has 5 coefficients and 4 state variables

Coefficients determine the response of the filter (lowpass, highpass, etc.) and may be computed in a number of different ways

- Simple design equations running on the MCU
- External tools such as MATLAB

$$y[n] = b_0x[n] + b_1x[n-1] + b_2x[n-2] - a_1y[n-1] - a_2y[n-2]$$



Cortex-M Biquad implementation

	Cortex-M3	Cortex-M4	
<code>xN = *x++;</code>	2	2	$y[n] = b_0x[n] + b_1x[n-1] + b_2x[n-2] - a_1y[n-1] - a_2y[n-2]$
<code>yN = xN * b0;</code>	3-7	1	
<code>yN += xNm1 * b1;</code>	3-7	1	
<code>yN += xNm2 * b2;</code>	3-7	1	
<code>yN -= yNm1 * a1;</code>	3-7	1	
<code>yN -= yNm2 * a2;</code>	3-7	1	
<code>*y++ = yN;</code>	2	2	
<code>xNm2 = xNm1;</code>	1	1	
<code>xNm1 = xN;</code>	1	1	
<code>yNm2 = yNm1;</code>	1	1	
<code>yNm1 = yN;</code>	1	1	Cortex-M4 40-65% higher performance !
Decrement loop counter	1	1	
Branch	2	2	
	<u>27-47 cycles</u>	<u>16 cycles</u>	

Only looking at the inner loop, making these assumptions

- Function operates on a block of samples
- Coefficients b0, b1, b2, a1, and a2 are in registers
- Previous states, x[n-1], x[n-2], y[n-1], and y[n-2] are in registers

Optimize by unrolling the loop by 3

```
x0 = *x++; (2 cycles)
y0 = x0 * b0; (1 cycle)
y0 += x1 * b1; (1 cycle)
y0 += x2 * b2; (1 cycle)
y0 -= y1 * a1; (1 cycle)
y0 -= y2 * a2; (1 cycle)
*y++ = y0; (2 cycles)
```

```
x2 = *x++; (2 cycles)
y2 = x2 * b0; (1 cycle)
y2 += x0 * b1; (1 cycle)
y2 += x1 * b2; (1 cycle)
y2 -= y0 * a1; (1 cycle)
y2 -= y1 * a2; (1 cycle)
*y++ = y2; (2 cycles)
```



```
x1 = *x++; (2 cycles)
y1 = x1 * b0; (1 cycle)
y1 += x2 * b1; (1 cycle)
y1 += x0 * b2; (1 cycle)
y1 -= y2 * a1; (1 cycle)
y1 -= y0 * a2; (1 cycle)
*y++ = y1; (2 cycles)
```

```
Decrement loop counter (1 cycle)
Branch (2 cycles)
```

- ▶ Reduces loop overhead
- ▶ Eliminates the need to shift down state variables
- ▶ 30 cycles on Cortex-M4 to for 3 output samples
→ 10 cycles per sample

Sampling / Nyquist

- ▶ Nyquist / Shannon Criteria
 - sampling frequency (F_s) must be at least twice the signal bandwidth, or information about the signal will be lost.


Type	Signal bandwidth	Typical F_s
Voice frequencies 	300 Hz to 3400 Hz	8 kHz
Audible frequencies 	20 to 20,000 Hz* * < 20 Hz often felt rather than heard >20,000 Hz sometimes sensed by younger people	44.1 kHz 48 kHz

Real Time Processing


- ▶ DSC bandwidth limited by sampling rate
 - Available clock cycles = processor speed / sampling rate




Telephony
 $F_s = 8\text{kHz}$



Audio
 $F_s = 44.1\text{kHz}$



Results



Performance

Cortex-M3 needed 1291 cycles (51.6% processor loading)

Cortex-M4 needed only 299 cycles (12% processor loading).





Motor Control Application

NXP's Cortex M4 Motor control EXAMPLE


- ▶ NXP's first Cortex-M4 based DSC
- ▶ Running Single shunt Field Oriented Control (FOC)
- ▶ Uses new State Configurable Timer Subsystem
 - Makes 6 independent PWM signals with dual edge control
 - Triggers ADC conversion at an exact determined moment

System overview






NXP Cortex-M4 Eval board



LPCXpresso Motor Control board







Tools/Getting Started

Cortex Microcontroller Software | Standard



- ▶ CMSIS defines for a Cortex-Mx Microcontroller System:
 - A common way to access peripheral registers and a common way to define exception vectors
 - The register names of the Core Peripherals and the names of the Core Exception Vectors
 - A device independent interface for RTOS Kernels including a debug channel
 - Interfaces for middleware components (TCP/IP Stack, Flash File System)
- ▶ By using CMSIS compliant software components, the user can easily re-use template code. CMSIS is intended to enable the combination of software components from multiple middleware vendors.

The CMSIS Partnership




LUMINARY MICRO




DSP Libraries for Cortex™-M3

- ▶ C Library of Optimized DSP Algorithms
 - FFT
 - Supports both 32 and 16 bit data lengths
 - Block sizes of 64, 256 and 1024
 - FIR and IIR filters
 - 16-bit single stage Biquad
 - 32-bit single stage Biquad
 - PID controller
 - Resonator function
 - Random number generator
 - Dot Product
 - Cross product of vectors

M3 and M4 pin compatible boards



MCU Tool Solutions



*NXP's Low cost
Development Tool Chain*



*Rapid Prototyping
Online Tool*



*Traditional Feature Rich
Tools (third party)*



Circuit Cellar/Elektor “NXP mbed Design Challenge”

Succeed and you could walk away with a share of \$10,000 in cash prizes!



- ▶ Launched Sept 21, 2010
- ▶ mbed microcontroller
 - Based on NXP LPC1768
 - Made for prototyping
 - Comes in a 40-pin 0.1" pitch DIP form-factor so it's ideal for experimenting on breadboard, stripboard and PCBs
- ▶ Combined with mbed "Cloud" compiler at <http://mbed.org>
- ▶ Already more than 10,000 boards shipped!
- ▶ For complete rules, or to request your complimentary contest kit, please visit: www.circuitcellar.com/nxpmbeddesignchallenge.



mbed