SYNOPSYS®

DesignWare[®] IP Family Reference Guide

To search the entire manual set, press this toolbar button. For help, refer to intro.pdf.



January 17, 2005

Copyright Notice and Proprietary Information

Copyright © 2005 Synopsys, Inc. All rights reserved. This software and documentation contain confidential and proprietary information that is the property of Synopsys, Inc. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Synopsys, Inc., or as expressly provided by the license agreement.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Registered Trademarks (®)

Synopsys, AMPS, Arcadia, C Level Design, C2HDL, C2V, C2VHDL, Cadabra, Calaveras Algorithm, CATS, COSSAP, CSim, DelayMill, Design Compiler, DesignPower, DesignWare, EPIC, Formality, HSPICE, Hypermodel, I, iN-Phase, InSpecs, in-Sync, Leda, MAST, Meta, Meta-Software, ModelAccess, ModelTools, NanoSim, OpenVera, PathMill, Photolynx, Physical Compiler, PowerMill, PrimeTime, RailMill, Raphael, RapidScript, Saber, SiVL, SmartLogic, SNUG, SolvNet, Stream Driven Simulator, Superlog, System Compiler, Testify, TetraMAX, TimeMill, TMA, VCS, Vera, and Virtual Stepper are registered trademarks of Synopsys, Inc.

Trademarks (™)

abraCAD, abraMAP, Active Parasitics, AFGen, Apollo, Apollo II, Apollo-DPII, Apollo-GA, ApolloGAII, Astro, Astro-Rail, Astro-Xtalk, Aurora, AvanTestchip, AvanWaves, BCView, Behavioral Compiler, BOA, BRT, Cedar, ChipPlanner, Circuit Analysis, Columbia, Columbia-CE, Comet 3D, Cosmos, CosmosEnterprise, CosmosLE, CosmosScope, CosmosSE, Cyclelink, Davinci, DC Expert, DC Expert *Plus*, DC Professional, DC Ultra, DC Ultra Plus, Design Advisor, Design Analyzer, Design Vision, DesignerHDL, DesignTime, DFM-Workbench, DFT Compiler, Direct RTL, Direct Silicon Access, DW8051, DWPCI, Dynamic-Macromodeling, Dynamic Model Switcher, ECL Compiler, ECO Compiler, EDAnavigator, Encore, Encore PQ, Evaccess, ExpressModel, Floorplan Manager, Formal Model Checker, FoundryModel, FPGA Compiler II, FPGA *Express*, Frame Compiler, Galaxy, Gatran, HDL Advisor, HDL Compiler, Hercules, Hercules-Explorer, Hercules-II, Hierarchical Optimization Technology, High Performance Option, HotPlace, HSPICE-Link, IN-Tandem, Integrator, Interactive Waveform Viewer, i-Virtual Stepper, Jupiter, Jupiter-DP, JupiterXT, JupiterXT-ASIC, JVXtreme, Liberty, Libra-Passport, Library Compiler, Libra-Visa, LRC, Magellan, Mars, Mars-Rail, Mars-Xtalk, Medici, Metacapture, Metacircuit, Metamanager, Metamixsim, Milkyway, ModelSource, Module Compiler, PowerCoDE, PowerGote, ProverGote, Prospector, Proteus OPC, Protocol Compiler, PSMGen, Raphael-NES, RoadRunner, RTL Analyzer, Saturn, ScanBand, Schematic Compiler, Scirocco, Scirocco-i, Shadow Debugger, Silicon Blueprint, Silicon Early Access, SinglePass-SoC, Smart Extraction, SmartLicense, SmartModel Library, Softwire, Source-Level Design, Star-XP, SWIFT, Taurus-Taurus-Device, Taurus-Layout, Taurus-Lithography, Taurus-OPC, Taurus-Process, Taurus-Topography, Taurus-Visual, Taurus-Workbench, TimeSlice, TimeTracker, Timing Annotator, TopoPlace, TopoRoute, Trace-On-Demand, True-Hspice, TSUPREM-4, TymeWare, VCS Express, VCSi, Venus, Verification Portal, VFormal, VHDL Compiler, VHDL System Simulator, VirSim, and VMC are trademarks

Service Marks ([™])

MAP-in, SVP Café, and TAP-in are service marks of Synopsys, Inc.

SystemC is a trademark of the Open SystemC Initiative and is used under license. AMBA is a trademark of ARM Limited. ARM is a registered trademark of ARM Limited. All other product or company names may be trademarks of their respective owners.

Contents

About This Manual 15 Manual Overview 15 Typographical and Symbol Conventions 16 Synopsys Common Licensing (SCL) 16 Getting Help 17 Additional Information 17 Comments? 17 Chapter 1 17 Overview 19 DesignWare Library 20 Building Block IP 21 AMBA On-Chip Bus 22 Star IP Microprocessor and DSP Cores 23 Microcontrollers 24 Foundry Libraries 24 Foundry Libraries 24 Verification IP for Bus and I/O Standards 25 Board Verification IP 26 DesignWare Verification ID 26 DesignWare Cores 28 DesignWare Cores 28 DesignWare Cores 28 DesignWare Library 26 DesignWare Library 26 DesignWare Cores 28 DesignWare Star IP 31 Building Block IP for DC QuickStart 32 Building Block IP for DC QuickStart	Preface	15
Typographical and Symbol Conventions16Synopsys Common Licensing (SCL)16Getting Help17Additional Information17Comments?17Chapter 10Overview19DesignWare Library20Building Block IP21AMBA On-Chip Bus22Star IP Microprocessor and DSP Cores23Microcontrollers24Foundry Libraries24Foundry Libraries24Foundry Libraries24Verification IP for Bus and I/O Standards25Board Verification IP26DesignWare Cores28DesignWare Star IP30Chapter 230Chapter 131Building Block IP for DC QuickStart32Building Block IP for DC QuickStart32Building Block IP in DC-FPGA QuickStart32Building Block IP in DC-FPGA QuickStart34Building Block IP in DC-FPGA QuickStart34Building Block IP in DC-FPGA QuickStart34Building Block IP in For DC-QuickStart34Building Block IP in For Compiler II QuickStart34Building Block IP in For Start34Building Block IP in For Start34DW arbiter_2t34Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme39DW arbiter_dpArbiter with Dynamic Priority Scheme <t< td=""><td>About This Manual</td><td>15</td></t<>	About This Manual	15
Synopsys Common Licensing (SCL) 16 Getting Help 17 Additional Information 17 Comments? 17 Chapter 1 17 Overview 19 DesignWare Library 20 Building Block IP 21 AMBA On-Chip Bus 22 Star IP Microprocessor and DSP Cores 23 Microcontrollers 24 Foundry Libraries 24 Verification IP for Bus and I/O Standards 25 Board Verification IP 26 DesignWare Verification Library 26 DesignWare Verification Library 26 DesignWare Cores 28 DesignWare Cores 28 DesignWare Library 26 DesignWare Library 26 DesignWare Library 26 DesignWare Library 28 DesignWare Library 26 DesignWare Library 30 Chapter 2 31 Building Block IP for DC QuickStart 32 Building Block IP in DC-PFGA QuickStart 34 Building Block IP in FPGA	Manual Overview	15
Getting Help 17 Additional Information 17 Comments? 17 Chapter 1 17 Overview 19 DesignWare Library 20 Building Block IP 21 AMBA On-Chip Bus 22 Star IP Microprocessor and DSP Cores 23 Microcontrollers 24 Yenification IP for Bus and I/O Standards 25 Board Verification IP for Bus and I/O Standards 25 Board Verification IP 26 DesignWare Verification IP 26 DesignWare Verification IP 26 DesignWare Cores 28 DesignWare Cores 28 DesignWare Star IP 30 Chapter 2 29 DesignWare Library 26 DesignWare Library 31 Building Block IP for DC QuickStart 31 Building Block IP in DC-PPGA QuickStart 34 Building Block IP in FPGA Compiler II QuickStart 36 Application Specific – Control Logic 38 DW_arbiter_2t Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme 39 <td>Typographical and Symbol Conventions</td> <td>16</td>	Typographical and Symbol Conventions	16
Additional Information 17 Comments? 17 Chapter 1 17 Overview 19 DesignWare Library 20 Building Block IP 21 AMBA On-Chip Bus 22 Star IP Microprocessor and DSP Cores 23 Microcontrollers 24 Memory IP 24 Foundry Libraries 24 Verification IP for Bus and I/O Standards 25 Board Verification Library 26 DesignWare Verification Library 26 DesignWare Cores 28 DesignWare Star IP 30 Chapter 2 29 DesignWare Library 26 DesignWare Star IP 31 Building Block IP 31 Building Block IP for DC QuickStart 32 Building Block IP in DC-FPGA QuickStart 32 Building Block IP in FPGA Compiler II QuickStart 36 DW_arbiter_21 Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme 39 DW_arbiter_dp Arbiter with Dynamic Priority Scheme 41 DW_arbiter_fcfs Arbiter with Dynami	Synopsys Common Licensing (SCL)	16
Comments?17Chapter 19Overview19DesignWare Library20Building Block IP21AMBA On-Chip Bus22Star IP Microprocessor and DSP Cores23Microcontrollers24Memory IP24Foundry Libraries24Verification IP for Bus and I/O Standards25Board Verification IP26DesignWare Verification Library26DesignWare Cores28DesignWare Cores28DesignWare Star IP30Chapter 230DesignWare Library31Building Block IP31Building Block IP for DC QuickStart32Building Block IP in DC-FPGA QuickStart32Building Block IP in FPGA Compiler II QuickStart36Application Specific – Control Logic38DW_arbiter_2tTwo-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme39DW_arbiter_dpArbiter with Dynamic Priority Scheme41DW_arbiter_ifefs43DW_arbiter_sp43	Getting Help	17
Chapter 1 19 Overview 19 DesignWare Library 20 Building Block IP 21 AMBA On-Chip Bus 22 Star IP Microprocessor and DSP Cores 23 Microcontrollers 24 Memory IP 24 Foundry Libraries 24 Verification IP for Bus and I/O Standards 25 Board Verification IP 26 DesignWare Verification Library 26 DesignWare Verification Library 26 DesignWare Cores 28 DesignWare Cores 28 DesignWare Cores 28 DesignWare Cores 30 Chapter 2 2 DesignWare Library 31 Building Block IP 31 Building Block IP in DC-FPGA QuickStart 32 Building Block IP in PGA Compiler II QuickStart 36 Application Specific – Control Logic 38 DW_arbiter_2t Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme 39 DW_arbiter_dp Arbiter with Dynamic Priority Scheme 41 DW_arbiter_fefs Arbiter with	Additional Information	17
Overview 19 DesignWare Library 20 Building Block IP 21 AMBA On-Chip Bus 22 Star IP Microprocessor and DSP Cores 23 Microcontrollers 24 Memory IP 24 Foundry Libraries 24 Verification IP for Bus and I/O Standards 25 Board Verification IP 26 DesignWare Verification Library 26 DesignWare Cores 28 DesignWare Star IP 30 Chapter 2 28 DesignWare Library 26 DesignWare Star IP 30 Chapter 2 31 Building Block IP 31 Building Block IP for DC QuickStart 32 Building Block IP for DC QuickStart 34 Building Block IP in DC-FPGA QuickStart 36 Application Specific – Control Logic 38 DW_arbiter_2t Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme 39 DW_arbiter_dp Arbiter with Dynamic Priority Scheme 41 DW_arbiter_ifers Arbiter with First-Come-First-Served Priority Scheme 43 <td>Comments?</td> <td>17</td>	Comments?	17
DesignWare Library 20 Building Block IP 21 AMBA On-Chip Bus 22 Star IP Microprocessor and DSP Cores 23 Microcontrollers 24 Memory IP 24 Foundry Libraries 24 Verification IP for Bus and I/O Standards 25 Board Verification IP 26 DesignWare Verification Library 26 DesignWare Cores 28 DesignWare Star IP 30 Chapter 2 29 DesignWare Library 26 DesignWare Star IP 30 Chapter 2 31 Building Block IP 31 Building Block IP for DC QuickStart 32 Building Block IP in DC-FPGA QuickStart 32 Building Block IP in FPGA Compiler II QuickStart 34 Building Block IP in FPGA Compiler II QuickStart 36 Application Specific – Control Logic 38 DW_arbiter_2t Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme 39 DW_arbiter_dp Arbiter with Dynamic Priority Scheme 41 DW_arbiter_fcfs Arbiter with Dynamic Priority Sc	Chapter 1	
Building Block IP 21 AMBA On-Chip Bus 22 Star IP Microprocessor and DSP Cores 23 Microcontrollers 24 Memory IP 24 Foundry Libraries 24 Verification IP for Bus and I/O Standards 25 Board Verification IP 26 DesignWare Verification Library 26 DesignWare Cores 28 DesignWare Star IP 30 Chapter 2 2 DesignWare Library 31 Building Block IP 31 Building Block IP for DC QuickStart 32 Building Block IP in DC-FPGA QuickStart 34 Building Block IP in PFGA Compiler II QuickStart 36 Application Specific – Control Logic 38 DW_arbiter_2t Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme 39 DW_arbiter_dp Arbiter with Dynamic Priority Scheme 41 DW_arbiter_fcfs Arbiter with First-Come-First-Served Priority Scheme 43 DW_arbiter_sp 30	Overview	19
Building Block IP 21 AMBA On-Chip Bus 22 Star IP Microprocessor and DSP Cores 23 Microcontrollers 24 Memory IP 24 Foundry Libraries 24 Verification IP for Bus and I/O Standards 25 Board Verification IP 26 DesignWare Verification Library 26 DesignWare Cores 28 DesignWare Star IP 30 Chapter 2 2 DesignWare Library 31 Building Block IP 31 Building Block IP for DC QuickStart 32 Building Block IP in DC-FPGA QuickStart 34 Building Block IP in PFGA Compiler II QuickStart 36 Application Specific – Control Logic 38 DW_arbiter_2t Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme 39 DW_arbiter_dp Arbiter with Dynamic Priority Scheme 41 DW_arbiter_fcfs Arbiter with First-Come-First-Served Priority Scheme 43 DW_arbiter_sp 30	DesignWare Library	20
AMBA On-Chip Bus 22 Star IP Microprocessor and DSP Cores 23 Microcontrollers 24 Memory IP 24 Foundry Libraries 24 Verification IP for Bus and I/O Standards 25 Board Verification IP 26 DesignWare Verification Library 26 DesignWare Cores 28 DesignWare Star IP 30 Chapter 2 2 DesignWare Library 30 Chapter 3 31 Building Block IP 31 Building Block IP 31 Building Block IP in DC-FPGA QuickStart 32 Building Block IP in PFGA Compiler II QuickStart 34 Building Block IP in FPGA Compiler II QuickStart 36 Application Specific – Control Logic 38 DW_arbiter_2t Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme 39 DW_arbiter_dp Arbiter with Dynamic Priority Scheme 41 DW_arbiter_fofs Arbiter with First-Come-First-Served Priority Scheme 43	•	
Star IP Microprocessor and DSP Cores 23 Microcontrollers 24 Memory IP 24 Foundry Libraries 24 Verification IP for Bus and I/O Standards 25 Board Verification IP 26 DesignWare Verification Library 26 DesignWare Verification Library 26 DesignWare Cores 28 DesignWare Star IP 30 Chapter 2 30 DesignWare Library 31 Building Block IP 31 Building Block IP for DC QuickStart 32 Building Block IP in DC-FPGA QuickStart 34 Building Block IP in PGA Compiler II QuickStart 36 Application Specific – Control Logic 38 DW_arbiter_2t Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme 39 DW_arbiter_dp 41 DW_arbiter_fcfs 47 43 DW_arbiter_sp 43 DW_arbiter_sp		22
Microcontrollers 24 Memory IP 24 Foundry Libraries 24 Verification IP for Bus and I/O Standards 25 Board Verification IP 26 DesignWare Verification Library 26 DesignWare Cores 28 DesignWare Star IP 30 Chapter 2 30 DesignWare Library 30 Synthesizable IP 31 Building Block IP 31 Building Block IP for DC QuickStart 32 Building Block IP in DC-FPGA QuickStart 34 Building Block IP in DC-FPGA Compiler II QuickStart 36 Application Specific – Control Logic 38 DW_arbiter_2t Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme 39 DW_arbiter_dp 41 24 Arbiter with First-Come-First-Served Priority Scheme 43 DW_arbiter_sp 43	1	
Memory IP24Foundry Libraries24Verification IP for Bus and I/O Standards25Board Verification IP26DesignWare Verification Library26DesignWare Cores28DesignWare Star IP30Chapter 2DesignWare LibrarySynthesizable IP31Building Block IPBuilding Block IP for DC QuickStartBuilding Block IP in DC-FPGA QuickStartBuilding Block IP in DC-FPGA QuickStartBuilding Block IP in PFGA Compiler II QuickStartBuilding Block IP in Specific – Control LogicBuilding Block IP in Specific – Control LogicBuy arbiter_2tTwo-Tier Arbiter with Dynamic/Fair-Among-Equal SchemeDW_arbiter_dpArbiter with Dynamic Priority SchemeArbiter with First-Come-First-Served Priority SchemeArbiter with First-Come-First-Served Priority SchemeArbiter with First-Come-First-Served Priority SchemeBW_arbiter_sp		
Verification IP for Bus and I/O Standards25Board Verification IP26DesignWare Verification Library26DesignWare Cores28DesignWare Star IP30Chapter 2DesignWare LibrarySynthesizable IP31Building Block IP31Building Block IP for DC QuickStart32Building Block IP in DC-FPGA QuickStart34Building Block IP in PFGA Compiler II QuickStart36Application Specific – Control Logic38DW_arbiter_2tTwo-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme39DW_arbiter_dpArbiter with Dynamic Priority Scheme41DW_arbiter_fcfsArbiter with First-Come-First-Served Priority Scheme43DW_arbiter_sp34		
Verification IP for Bus and I/O Standards25Board Verification IP26DesignWare Verification Library26DesignWare Cores28DesignWare Star IP30Chapter 2DesignWare LibrarySynthesizable IP31Building Block IP31Building Block IP for DC QuickStart32Building Block IP in DC-FPGA QuickStart34Building Block IP in PFGA Compiler II QuickStart36Application Specific – Control Logic38DW_arbiter_2tTwo-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme39DW_arbiter_dpArbiter with Dynamic Priority Scheme41DW_arbiter_fcfsArbiter with First-Come-First-Served Priority Scheme43DW_arbiter_sp34	Foundry Libraries	24
DesignWare Verification Library26DesignWare Cores28DesignWare Star IP30Chapter 2DesignWare LibrarySynthesizable IP31Building Block IP31Building Block IP for DC QuickStart32Building Block IP in DC-FPGA QuickStart34Building Block IP in DC-FPGA QuickStart34Building Block IP in FPGA Compiler II QuickStart36Application Specific – Control Logic38DW_arbiter_2tTwo-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme39DW_arbiter_dpArbiter with Dynamic Priority Scheme41DW_arbiter_fcfsArbiter with First-Come-First-Served Priority Scheme43DW_arbiter_sp30	•	
DesignWare Cores28DesignWare Star IP30Chapter 2DesignWare LibrarySynthesizable IP31Building Block IP31Building Block IP for DC QuickStart32Building Block IP in DC-FPGA QuickStart34Building Block IP in FPGA Compiler II QuickStart36Application Specific – Control Logic38DW_arbiter_2t38Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme39DW_arbiter_dp41Arbiter with First-Come-First-Served Priority Scheme43DW_arbiter_sp34	Board Verification IP	26
DesignWare Star IP30Chapter 2DesignWare LibrarySynthesizable IP31Building Block IP31Building Block IP for DC QuickStart32Building Block IP in DC-FPGA QuickStart34Building Block IP in FPGA Compiler II QuickStart36Application Specific – Control Logic38DW_arbiter_2t39Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme39DW_arbiter_dp41Arbiter with First-Come-First-Served Priority Scheme43DW_arbiter_sp34	DesignWare Verification Library	26
Chapter 2 Design Ware Library Synthesizable IP 31 Building Block IP 31 Building Block IP for DC QuickStart 32 Building Block IP in DC-FPGA QuickStart 34 Building Block IP in DC-FPGA QuickStart 36 Application Specific – Control Logic 38 DW_arbiter_2t Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme 39 DW_arbiter_dp Arbiter with Dynamic Priority Scheme 41 DW_arbiter_fcfs Arbiter with First-Come-First-Served Priority Scheme 43 DW_arbiter_sp 43	DesignWare Cores	28
DesignWare Library Synthesizable IP 31 Building Block IP 31 Building Block IP for DC QuickStart 32 Building Block IP in DC-FPGA QuickStart 34 Building Block IP in DC-FPGA QuickStart 34 Building Block IP in FPGA Compiler II QuickStart 36 Application Specific – Control Logic 38 DW_arbiter_2t Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme 39 DW_arbiter_dp Arbiter with Dynamic Priority Scheme 41 DW_arbiter_fcfs Arbiter with First-Come-First-Served Priority Scheme 43 DW_arbiter_sp 43	DesignWare Star IP	30
DesignWare Library Synthesizable IP 31 Building Block IP 31 Building Block IP for DC QuickStart 32 Building Block IP in DC-FPGA QuickStart 34 Building Block IP in DC-FPGA QuickStart 34 Building Block IP in FPGA Compiler II QuickStart 36 Application Specific – Control Logic 38 DW_arbiter_2t Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme 39 DW_arbiter_dp Arbiter with Dynamic Priority Scheme 41 DW_arbiter_fcfs Arbiter with First-Come-First-Served Priority Scheme 43 DW_arbiter_sp 43	Chapter 2	
Synthesizable IP31Building Block IP31Building Block IP for DC QuickStart32Building Block IP in DC-FPGA QuickStart34Building Block IP in FPGA Compiler II QuickStart36Application Specific – Control Logic38DW_arbiter_2t39Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme39DW_arbiter_dp41DW_arbiter_fcfs41DW_arbiter_fsp43DW_arbiter_sp43	•	
Building Block IP 31 Building Block IP for DC QuickStart 32 Building Block IP in DC-FPGA QuickStart 34 Building Block IP in FPGA Compiler II QuickStart 36 Application Specific – Control Logic 38 DW_arbiter_2t 39 DW_arbiter_dp 47 Arbiter with Dynamic/Fair-Among-Equal Scheme 39 DW_arbiter_fcfs 41 DW_arbiter_fcfs 43 DW_arbiter_sp 43		31
Building Block IP for DC QuickStart32Building Block IP in DC-FPGA QuickStart34Building Block IP in FPGA Compiler II QuickStart36Application Specific – Control Logic38DW_arbiter_2t39Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme39DW_arbiter_dp41DW_arbiter_fcfs41DW_arbiter_fcfs43DW_arbiter_sp43		-
Building Block IP in DC-FPGA QuickStart 34 Building Block IP in FPGA Compiler II QuickStart 36 Application Specific – Control Logic 38 DW_arbiter_2t 38 Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme 39 DW_arbiter_dp 41 DW_arbiter_fcfs 41 DW_arbiter_fcfs 43 DW_arbiter_sp 43		
Building Block IP in FPGA Compiler II QuickStart 36 Application Specific – Control Logic 38 DW_arbiter_2t 39 Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme 39 DW_arbiter_dp 41 DW_arbiter_fcfs 41 DW_arbiter_sp 43		
Application Specific – Control Logic 38 DW_arbiter_2t 39 Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme 39 DW_arbiter_dp 41 Arbiter with Dynamic Priority Scheme 41 DW_arbiter_fcfs 43 DW_arbiter_sp 43		
DW_arbiter_2t Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme DW_arbiter_dp Arbiter with Dynamic Priority Scheme DW_arbiter_fcfs Arbiter with First-Come-First-Served Priority Scheme DW_arbiter_sp		
Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme39DW_arbiter_dpArbiter with Dynamic Priority Scheme41DW_arbiter_fcfsArbiter with First-Come-First-Served Priority Scheme43DW_arbiter_sp39		50
DW_arbiter_dp Arbiter with Dynamic Priority Scheme		39
Arbiter with Dynamic Priority Scheme		
DW_arbiter_fcfs Arbiter with First-Come-First-Served Priority Scheme	1	41
Arbiter with First-Come-First-Served Priority Scheme		
DW_arbiter_sp		43
-		
π_1	Arbiter with Static Priority Scheme	. 45

Application Specific – Interface Overview47
DW_debugger
On-Chip ASCII Debugger
Datapath Generator Overview50
Datapath – Arithmetic Overview
DW01_absval
Absolute Value
DW01_add
Adder
DW01_addsub
Adder-Subtractor
DW_addsub_dx
Duplex Adder/Subtractor with Saturation and Rounding 57
DW01_ash
Arithmetic Shifter
DW_bin2gray
Binary to Gray Converter
DW01_bsh
Barrel Shifter
DW01_cmp2
2-Function Comparator
DW01_cmp6
6-Function Comparator
DW_cmp_dx
Duplex Comparator
DW_cntr_gray
Gray Code Counter
DW01_csa
Carry Save Adder
Dwo1_dec Decrementer
DW_div
Combinational Divider
DW_div_pipe
Stallable Pipelined Divider
DW_gray2bin
Gray-to-Binary Converter
DW01 inc
Incrementer
DW01 incdec
Incrementer-Decrementer
DW_inc_gray
Gray Incrementer
DW02 mac
Multiplier-Accumulator

	DW minmax
	Minimum/Maximum Value
	DW02 mult
	Multiplier
	DW02_multp
	Partial Product Multiplier
	DW02_mult_2_stage
	Two-Stage Pipelined Multiplier
	DW02_mult_3_stage
	Three-Stage Pipelined Multiplier
	DW02_mult_4_stage
	Four-Stage Pipelined Multiplier
	DW02_mult_5_stage
	Five-Stage Pipelined Multiplier
	DW02_mult_6_stage
	Six-Stage Pipelined Multiplier
	DW_mult_dx
	Duplex Multiplier 98
	DW_mult_pipe
	Stallable Pipelined multiplier
	DW02_prod_sum
	Generalized Sum of Products
	DW02_prod_sum1
	Multiplier-Adder
	DW_prod_sum_pipe
	Stallable Pipelined Generalized Sum of Products
	DW01_satrnd
	Arithmetic Saturation and Rounding Logic
	DW_shifter
	Combined Arithmetic and Barrel Shifter 109
	DW_square
	Integer Squarer
	DW_squarep
	Partial Product Integer Squarer
	DW_sqrt
	Combinational Square Root
	DW_sqrt_pipe
	Stallable Pipelined square root
	DW01_sub
	Subtractor
	DW02_sum
	Vector Adder
	—
D	Wallace Tree Compressor 121 tarath Floating Baint Overview
Da	tapath – Floating Point Overview 122

DW_i2flt_fp
Integer-to-Floating Point Converter
DW_add_fp
Floating Point Adder
DW_cmp_fp
Floating Point Comparator
DW_div_fp
Floating Point Divider
DW_mult_fp
Floating Point Multiplier
DW_flt2i_fp
Floating Point-to-Integer Converter
Datapath – Sequential Overview 130
DW_div_seq
Sequential Divider
DW_mult_seq
Sequential Multiplier
DW_sqrt_seq
Sequential Square Root
Datapath – Trigonometric Overview
DW02_cos
Combinational Cosine
DW02_sin
Combinational Sine
DW02_sincos
Combinational Sine - Cosine
Data Integrity
DW_crc_p
Universal Parallel (Combinational) CRC Generator/Checker
DW_crc_s
Universal Synchronous (Clocked) CRC Generator/Checker
DW_ecc
Error Checking and Correction
DW04_par_gen
Parity Generator and Checker
Data Integrity – Coding Group Overview149
DW_8b10b_dec
8b10b Decoder
DW_8b10b_enc
8b10b Encoder
DW_8b10b_unbal
8b10b Coding Balance Predictor
Digital Signal Processing (DSP) 155
DW_fir
High-Speed Digital FIR Filter 156

DW_fir_seq
Sequential Digital FIR Filter
DW iir dc
High-Speed Digital IIR Filter with Dynamic Coefficients
DW iir sc
High-Speed Digital IIR Filter with Static Coefficients
Logic – Combinational Overview
DW01_binenc
Binary Encoder
DW01_decode
Decoder
DW01_mux_any
Universal Multiplexer
DW01_prienc
Priority Encoder
Logic – Sequential Overview
DW03_bictr_dcnto
Up/Down Binary Counter with Dynamic Count-to Flag
DW03_bictr_scnto
Up/Down Binary Counter with Static Count-to Flag
DW03_bictr_decode
Up/Down Binary Counter with Output Decode
DW_dpll_sd
Digital Phase Locked Loop
DW03_lfsr_dcnto
LFSR Counter with Dynamic Count-to Flag
DW03_lfsr_scnto
LFSR Counter with Static Count-to Flag
DW03_lfsr_load
LFSR Counter with Loadable Input
DW03_lfsr_updn
LFSR Up/Down Counter
DW03_updn_ctr
Up/Down Counter
Memory – FIFO Overview
DW_asymfifo_s1_df
Asymmetric I/O Synchronous (Single Clock) FIFO with Dynamic Flag 182
DW_asymfifo_s1_sf
Asymmetric I/O Synchronous (Single Clock) FIFO with Static Flags
DW_asymfifo_s2_sf
Asymmetric Synchronous (Dual Clock) FIFO with Static Flags
DW_fifo_s1_df
Synchronous (Single Clock) FIFO with Dynamic Flags
DW_fifo_s1_sf
Synchronous (Single Clock) FIFO with Static Flags

DW_fifo_s2_sf
Synchronous (Dual-Clock) FIFO with Static Flags
DW_asymfifoctl_s1_df
Asymmetric I/O Synchronous (Single Clock) FIFO Controller with Dynamic Flags 200
DW_asymfifoctl_s1_sf
Asymmetric I/O Synchronous (Single Clock) FIFO Controller with Static Flags 203
DW_asymfifoctl_s2_sf
Asymmetric Synchronous (Dual-Clock) FIFO Controller with Static Flags 206
DW_fifoctl_s1_df
DW_fifoctl_s1_sf
Synchronous (SingleClock) FIFO Controller with Static Flags
DW fifoctl s2 sf
Synchronous (Dual Clock) FIFO Controller with Static Flags
Memory – Registers
DW03_pipe_reg
Pipeline Register
DW03_reg_s_pl
Register with Synchronous Enable Reset 219
DW04_shad_reg
Shadow and Multibit Register
DW03_shftreg
Shift Register
Memory – Synchronous RAMs
DW_ram_r_w_s_dff
Synchronous Write-Port, Asynchronous Read-Port RAM (Flip-Flop-Based) 224
DW_ram_r_w_s_lat
Synchronous Write Port, Asynchronous Read Port RAM (Latch-Based) 225
DW_ram_2r_w_s_dff
Synchronous Write Port, Asynchronous Dual Read Port RAM (Flip-Flop-Based) .
226
DW_ram_2r_w_s_lat
Synchronous Write Port, Asynchronous Dual Read Port RAM (Latch-Based) . 228
DW_ram_rw_s_dff
Synchronous Single Port Read/Write RAM (Flip-Flop-Based)
DW_ram_rw_s_lat
Synchronous Single Port Read/Write RAM (Latch-Based)
Memory – Asynchronous RAMs
DW_ram_r_w_a_dff
Asynchronous Dual Port RAM (Flip-Flop-Based)
DW ram r w a lat
Asynchronous Dual Port RAM (Latch-Based)
DW_ram_2r_w_a_dff
Write Port, Dual Read Port RAM (Flip-Flop-Based)
γ in Γ or, Dual read i on range (inp-100p-dascu) $\ldots \ldots \ldots$

DW_ram_2r_w_a_lat
Write Port, Dual Read Port RAM (Latch-Based)
DW_ram_rw_a_dff
Asynchronous Single Port RAM (Flip-Flop-Based)
DW_ram_rw_a_lat
Asynchronous Single-Port RAM (Latch-Based)
Memory – Stacks
DW_stack
Synchronous (Single-Clock) Stack
DW_stackctl
Synchronous (Single-Clock) Stack Controller
Test – JTAG Overview
DW_tap
TAP Controller
DW_tap_uc
TAP Controller with USERCODE support 247
DW_bc_1
Boundary Scan Cell Type BC_1 250
DW_bc_2
Boundary Scan Cell Type BC_2
DW_bc_3
Boundary Scan Cell Type BC_3 252
DW_bc_4
Boundary Scan Cell Type BC_4
DW_bc_5
Boundary Scan Cell Type BC_5
DW_bc_7
Boundary Scan Cell Type BC_7 255
DW_bc_8
Boundary Scan Cell Type BC_8
DW_bc_9
Boundary Scan Cell Type BC_9
DW_bc_10
Boundary Scan Cell Type BC_10
GTECH Library Overview
AMBA Bus Fabric and Peripherals IP
DW_ahb
Advanced High-Performance Bus
DW_ahb_dmac AHP_Control Direct Memory Access (DMA) Controller 268
AHB Central Direct Memory Access (DMA) Controller
DW_ahb_eh2h Enhanced AHB to AHB Bridge
DW_ahb_icm
AHB Multi-layer Interconnection Matrix 271
DW_ahb_ictl

AHB Interrupt Controller	
DW_apb	
Advanced Peripheral Bus	
DW_apb_gpio	
APB General Purpose Programmable I/O	
DW_apb_i2c	
APB I ² C Interface	
DW_apb_ictl	
APB Interrupt Controller	
DW_apb_rap	
APB Remap and Pause	
DW_apb_rtc	
APB Real Time Clock	
DW_apb_ssi	
APB Synchronous Serial Interface	
DW_apb_timers	
APB Programmable Timers	
DW_apb_uart	202
APB Universal Asynchronous Receiver/Transmitter	
DW_ahb_h2h	20.4
AHB to AHB Bridge	
DW_apb_wdt	296
APB Watchdog Timer	
DesignWare AMBA Connect Design environment for AMBA synthesizable and verification IP	287
Design Ware AMBA QuickStart	
Collection of example designs for AMBA subsystems	288
Memory IP	
DW memctl	
Memory Controller	
DW_rambist	
Memory Built-In Self Test	
Microprocessors/Microcontrollers	
DW_6811	
6811 Microcontroller	
DW8051	
8051 Microcontroller	
Chapter 3	
•	301
DesignWare Library Verification IP	
Overview	
DesignWare AMBA AHB Models	505
Master, Slave, Monitor, Bus Interconnect	204
DesignWare AMBA APB Models	
Design wate mindra m D models	

Master, Slave, Monitor	6
DesignWare VIP for AMBA 3 AXI	
Master, Slave, Monitor, Interconnect	7
Board Verification IP	
Simulation models for Board Verification	9
Ethernet (10, 100, 1G, 10G) Models	
Transceiver and Monitor	0
Ethernet Models	
RMII Transceiver and Hub	1
I^2C Models	
Transceiver and Monitor	2
Memory Models	
Simulation models of memory devices	3
PCI Express Models	
Transceiver and Monitor	4
PCI / PCI-X Bus Models	
Master, Slave, and Monitor	6
Serial ATA Models PRELIMINARY	
Device and Monitor	7
Serial Input/Output Interface Models	
Tranceiver and Monitor	8
USB On-The-Go Models	
Host, Device, and Monitor	9
DesignWare VMT Models	
DesignWare FlexModels	
Listing of FlexModels	
DesignWare SmartModels	
SmartModel Features	
SmartModel Types 324	
SmartModel Timing Definitions 32:	
Specific Model Information	5
Chapter 4	
DesignWare Foundry Libraries	6
	÷.
TSMC Libraries	
Tower Libraries 329	9
Chapter 5	
DesignWare Cores	0
dwcore_ethernet	
Synthesizable Ethernet Core	3
dwcore_ethernet_sub	-
Synthesizable Ethernet Subsystem	5
dwcore_gig_ethernet	1
Synthesizable Gigabit Ethernet Core	7

dwcore_gig_ethernet_sub
Synthesizable Gigabit Ethernet Subsystem
dwcore_pci Synthesizable Universal PCI Controller
dwcore_pcix
Synthesizable PCI-X Controller and Test Environment
dwc_pcie_endpoint
PCI Express Endpoint Synthesizable Core
dwc_pcie_rootport
PCI Express Root Port Synthesizable Core
dwc_pcie_switchport
PCI Express Switch Port Synthesizable Core
dwc_pcie_dualmode
PCI Express RC/EP Dual Mode Synthesizable Core
dwcore_pcie_phy PCI Express PHY Core
dwcore_sd_mmc_host
Secure Digital (SD) and Multimedia Card (MMC) Host Controller
dwcore usb1 device
Synthesizable USB 1.1 Device Controller
dwcore_usb1_host
Synthesizable USB 1.1 OHCI Host Controller
dwcore_usb1_hub
Synthesizable USB 1.1 Hub Controller
dwcore_usb2_hsotg
Synthesizable USB 2.0 Hi-Speed On-the-Go Controller Subsystem
dwcore_usb2_host Synthesizable USB 2.0 Host Controller
dwcore_usb2_device
Synthesizable USB 2.0 Device Controller
dwcore_usb2_phy
USB 2.0 Transceiver Macrocell Interface PHY
dwc_sata_host
Serial ATA Host
dwcore_1394_avlink
Synthesizable IEEE 1394 AVLink
dwcore_1394_cphy
Synthesizable IEEE 1394 Cable PHY
dwcore_jpeg_codec Synthesizable JPEG CODEC
Chapter 6
DesignWare Star IP 378
DW_IBM440
IBM PowerPC 440 CPU Core

DW_V850E-Star
V850E Microcontroller Core from NEC Electronics
DW_C166S
C166S 16-Bit Microcontroller from Infineon
DW_TriCore1
TriCore1 32-Bit Processor Core from Infineon
DW_MIPS4KE
MIPS32 4KE Processor Core Family from MIPS Technologies
DW_CoolFlux
CoolFlux 24-bit DSP Core from Philips389
ndex

Preface

About This Manual

This manual is a brief overview of the DesignWare Family of synthesizable and verification IP. For detailed product information, refer to individual product databooks and manuals mentioned in the following chapters.

Manual Overview

This manual contains the following chapters:

Preface

Chapter 1 "Overview"

Chapter 2 "DesignWare Library Synthesizable IP"

Chapter 3 "DesignWare Library Verification IP"

Chapter 5 "DesignWare Cores"

Chapter 6 "DesignWare Star IP" Describes the manual and typographical conventions and symbols; tells how to get technical assistance.

Contains an overview and general description of the DesignWare Library product offering.

Contains a brief description of each DesignWare Library Synthesizable IP.

Describes the available DesignWare Library verification models.

Contains a brief description of each DesignWare Core.

Contains a brief description of each DesignWare Star IP core.

Typographical and Symbol Conventions

Table 1 lists the conventions that are used throughout this document.

Convention	Description and Example
%	Represents the UNIX prompt.
Bold	User input (text entered by the user). % cd \$LMC_HOME/hdl
Monospace	System-generated text (prompts, messages, files, reports). No Mismatches: 66 Vectors processed: 66 Possible"
<i>Italic</i> or <i>Italic</i>	Variables for which you supply a specific value. As a command line example: * setenv LMC_HOME prod_dir In body text: In the previous example, prod_dir is the directory where your product must be installed.
(Vertical rule)	Choice among alternatives, as in the following syntax example: -effort_level low medium high
[] (Square brackets)	Enclose optional parameters: <i>pin1</i> [<i>pin2 pinN</i>] In this example, you must enter at least one pin name (<i>pin1</i>), but others are optional ([<i>pin2 pinN</i>]).
TopMenu > SubMenu	Pulldown menu paths, such as: File > Save As

Table 1: Documentation Conventions

Synopsys Common Licensing (SCL)

You can find general SCL information on the Web at:

http://www.synopsys.com/keys

Getting Help

If you have a question about using Synopsys products, please consult product documentation that is installed on your network or located at the root level of your Synopsys product CD-ROM (if available). You can also access documentation for DesignWare products on the Web:

• Product documentation for many DesignWare products:

http://www.synopsys.com/products/designware/docs

• Datasheets for individual DesignWare IP components, located using "Search for IP":

http://www.synopsys.com/designware

You can also contact the Synopsys Support Center in the following ways:

• Open a call to your local support center using this page:

http://www.synopsys.com/support/support.html

- Send an e-mail message to support_center@synopsys.com.
- Telephone your local support center:
 - United States: Call 1-800-245-8005 from 7 AM to 5:30 PM Pacific Time, Mon—Fri.
 - Canada: Call 1-650-584-4200 from 7 AM to 5:30 PM Pacific Time, Mon—Fri.
 - All other countries:
 Find other local support center telephone numbers at the following URL:

http://www.synopsys.com/support/support_ctr

Additional Information

For additional Synopsys documentation, refer to the following page:

http://www.synopsys.com/products/designware/docs

For up-to-date information about the latest implementation IP and verification models, visit the DesignWare home page:

http://www.synopsys.com/designware

Comments?

To report errors or make suggestions, please send e-mail to:

support_center@synopsys.com.

To report an error that occurs on a specific page, select the entire page (including headers and footers), and copy to the buffer. Then paste the buffer to the body of your e-mail message. This will provide us with information to identify the source of the problem.

• Overview

Synopsys DesignWare IP, the world's most widely-used, silicon-proven IP provides designers with a broad portfolio of synthesizable implementation IP, hardened PHYs and verification IP for ASIC, SoC and FPGA designs. The DesignWare family includes the following products:

- "DesignWare Library" on page 20 contains the principal ingredients for design and verification including high speed datapath components, AMBA On-Chip Bus, memory portfolio, verification models of standard bus and I/Os, foundry libraries, popular Star IP cores and board verification IP.
- "DesignWare Verification Library" on page 26 is a subset of the DesignWare Library and contains reusable, pre-verified verification IP of the industry's most popular bus and interface standards such as AMBA, PCI Express, PCI-X, PCI, USB On-the-Go, Ethernet, I²C and thousands of memory models.
- "DesignWare Cores" on page 28 silicon-proven, digital and analog standardsbased connectivity IP such as PCI Express, PCI-X, PCI, USB 2.0 On-the-Go (OTG), USB 2.0 PHY, USB 1.1 and Ethernet.
- "DesignWare Star IP" on page 30 high-performance, high-value cores from leading Star IP providers such as IBM, Infineon Technologies, MIPS Technologies, NEC and Philips.

DesignWare Library

The DesignWare Library provides designers with a comprehensive collection of synthesizable IP, verification IP and foundry libraries. The library contains the following principal ingredients for ASIC, SoC, and FPGA design and verification:

- Building Block IP (Datapath, Data Integrity, DSP, Test, and more)
- AMBA Bus Fabric, Peripherals, and Verification IP
- Memory portfolio (memory controller, memory BIST, memory models and more)
- Verification models of popular bus and I/O Standards (PCI Express, PCI-X, PCI, USB On-the-Go, and more)
- Microprocessor and DSP cores from industry-leading Star IP providers
- Foundry Libraries
- Board verification IP
- Microcontrollers (8051 and 6811)

A single license gives you access to all the IP in the library. For more information on the DesignWare Library, refer to the following:

http://www.synopsys.com/products/designware/dwlibrary.html

or call us at:

1-877-4BEST-IP

For a detailed search of the available IP, refer to the following:

http://www.synopsys.com/products/designware

Building Block IP

The DesignWare Building Block IP is a collection of over 140 technology-independent, high-quality, high-performance IP. Most of these IP elements include multiple implementations to provide a variety of performance and area tradeoff options.

Component groups for the Building Block IP are identified in the following table. For more detail, refer to "Building Block IP" on page 31.

Component Group	Description	Component Type
Datapath	Arithmetic, floating point, trigonometric, and sequential math IP (page 50)	Synthesizable RTL
Data Integrity	Data integrity IP such as CRC, ECC, 8b10b (page 141)	Synthesizable RTL
Digital Signal Processing (DSP)	FIR and IIR filters (page 155)	Synthesizable RTL
Interface	Debugger IP (page 47)	Synthesizable RTL
Logic	Combinational, sequential, and control IP (page 38)	Synthesizable RTL
Memory	Registers, FIFO, synchronous and asynchronous RAM, and stack IP (page 217)	Synthesizable RTL
Test	JTAG IP such as boundary scan, TAP controller (page 244)	Synthesizable RTL
GTECH	Technology-independent IP library to aid users in developing technology-independent parts (page 263)	Synthesizable RTL

AMBA On-Chip Bus

AMBA is a standard bus architecture system developed by ARM for rapid development of processor-driven systems. The AMBA standard also allows a number of bus peripherals and resources to be connected in a consistent way. The following Synopsys DesignWare AMBA components are AMBA 2.0 compliant:

Component Name	DesignWare AMBA 2.0 Component Description	Component Type
DW_ahb	AHB bus, arbitration, decode, and control logic (page 266)	Synthesizable RTL
DW_ahb_dmac	AHB Central Direct Memory Access (DMA) Controller (page 268)	Synthesizable RTL
DW_ahb_h2h	AHB to AHB Bridge (page 284)	Synthesizable RTL
DW_ahb_icm	AHB Multi-layer Interconnection Matrix (page 271)	Synthesizable RTL
DW_ahb_ictl	AHB Interrupt Controller (page 272)	Synthesizable RTL
DW_apb	APB bus, decode, and bridge (page 273)	Synthesizable RTL
DW_apb_gpio	APB General Purpose I/O (GPIO) (page 274)	Synthesizable RTL
DW_apb_i2c	APB I ² C Interface (page 275)	Synthesizable RTL
DW_apb_ictl	APB Interrupt Controller (page 276)	Synthesizable RTL
DW_apb_rap	APB Remap & Pause (page 277)	Synthesizable RTL
DW_apb_rtc	APB Real Time Clock (page 278)	Synthesizable RTL
DW_apb_ssi	APB Synchronous Serial Interface (page 279)	Synthesizable RTL
DW_apb_timers	APB Timer (page 281)	Synthesizable RTL
DW_apb_uart	APB UART (page 282)	Synthesizable RTL
DW_apb_wdt	APB Watch Dog Timer (page 286)	Synthesizable RTL
DW_memctl	Memory Controller (page 292)	Synthesizable RTL
ahb_bus_vmt ahb_master_vmt ahb_monitor_vmt ahb_slave_vmt	AHB Bus Interconnect (page 304) AHB Master (page 304) AHB Monitor (page 304) AHB Slave (page 304)	Verification Models
apb_master_vmt apb_monitor_vmt apb_slave_vmt	APB Master (page 306) APB Monitor (page 306) APB Slave (page 306)	Verification Models

Overview

Component Name	DesignWare AMBA 2.0 Component Description	Component Type
axi_master_vmt axi_slave_vmt axi_monitor_vmt axi_interconnect_vmt	DesignWare VIP for AMBA 3 AXI (page 307)	Verification Models

DesignWare AMBA Connect

DesignWare AMBA Connect (page 287) is a highly flexible, integrated and feature-rich design environment that allows you to select, configure, interconnect, simulate, and synthesize DesignWare AMBA synthesizable IP and verification IP (VIP).

DesignWare AMBA QuickStart

The DesignWare AMBA QuickStart (page 288) is a collection of example designs for AMBA subsystems built with DesignWare AMBA On-chip Bus components. The QuickStart example designs are static, non-reconfigurable examples of complete subsystems that use DesignWare AMBA IIP and VIP components.

Star IP Microprocessor and DSP Cores

Component Name	Component Description	Component Type
DW_IBM440	PowerPC 440 32-Bit Microprocessor Core from IBM (page 379)	Synthesizable RTL ^a Verification Model
DW_V850E-Star	V850E 32-Bit Microcontroller Core from NEC Electronics (page 381)	Synthesizable RTL ^a Verification Model
DW_C166S	16-Bit Microcontroller Subsystem from Infineon (page 383)	Synthesizable RTL ^a Verification Model
DW_TriCore1	TriCore1 32-Bit Processor Core from Infineon (page 385)	Synthesizable RTL ^a Verification Model
DW_MIPS4KE	MIPS32 4KE 32-Bit Processor Core Family from MIPS Technologies (page 387)	Synthesizable RTL ^a Verification Model
DW_CoolFlux	CoolFlux 24-bit DSP Core from Philips (page 389)	Synthesizable RTL ^a Verification Model

a. Verification models of these cores are included in the DesignWare Library and the DesignWare Verification Library. Synthesizable RTL of these cores are available through the Star IP Program. For more information visit: http://www.synopsys.com/designware/star_ip.html.

Microcontrollers

Component Name	Component Description	Component Type
DW_6811	8-Bit Microcontroller (page 297)	Synthesizable RTL
DW8051	8-Bit Microcontroller (page 299)	Synthesizable RTL

Memory IP

Component Name	Component Description	Component Type
Memory Models	DesignWare contains thousands of pre-verified memory models, with over 10,000 devices from more than 25 vendors. (page 313)	Verification Models
DW_memctl	DesignWare Memory Controller (page 292)	Synthesizable RTL
DW_rambist	DesignWare Memory BIST solution (page 294)	Synthesizable RTL
DW Memory Building Block IP	DesignWare Building Block IP contains many memory-related IP. (page 217)	Synthesizable RTL

To view the complete DesignWare memory portfolio, refer to the following:

http://www.synopsys.com/memorycentral

Foundry Libraries

Synopsys is teaming with foundry leaders to provide DesignWare Library licensees access to standard cells and I/Os optimized for their process technologies, starting with 0.15, 0.13 micron and 90 nm. Each library includes a complete set of front-end and back-end views.

The current offering includes the TSMC Libraries described on page 326.

Verification IP for Bus and I/O Standards

Component Name	Component Description	Туре
ahb_bus_vmt, ahb_master_vmt, ahb_monitor_vmt, ahb_slave_vmt	DesignWare AMBA AHB Models (page 304)	Verification
apb_master_vmt, apb_monitor_vmt, apb_slave_vmt	DesignWare AMBA APB Models (page 306)	Verification
axi_master_vmt, axi_slave_vmt, axi_monitor_vmt, axi_interconnect_vmt	DesignWare VIP for AMBA 3 AXI (page 307)	Verification
ethernet_txrx_vmt, ethernet_monitor_vmt	10/100/1G/10G Ethernet Models (page 310)	Verification
enethub_fx, rmiirs_fx	Ethernet RMII Transceiver and Hub (page 311)	Verification
i2c_txrx_vmt	I ² C Bi-Directional Two-Wire Bus (page 312)	Verification
pcie_txrx_vmt, pcie_monitor_vmt	PCI Express 1.00a (page 314)	Verification
pcimaster_fx, pcislave_fx, pcimonitor_fx	PCI 2.3 and PCI-X 2.0 Simulation Models and Test Suite (page 316)	Verification
sata_device_vmt, sata_monitor_vmt	Serial ATA Models - PRELIMINARY (page 317)	Verification
sio_txrx_vmt, sio_monitor_vmt	Serial Input/Output Interface Models (page 318)	Verification
usb_host_vmt, usb_device_vmt, usb_monitor_vmt	USB On-The-Go Models, 1.1, 2.0, OTG, UTMI, and UTMI+ Low Pin Interface (ULPI) (page 319)	Verification

Board Verification IP

The DesignWare Library contains over 18,500 simulation models for ASIC, SoC, and Board verification. For a complete search, visit http://www.synopsys.com/ipdirectory.

Component Group	Component Reference
VMT Models	Refer to "DesignWare VMT Models" on page 320
FlexModels	Refer to "DesignWare FlexModels" on page 322
DesignWare Memory Models	Refer to "Memory Models" on page 313
SmartModel Library	Refer to "DesignWare SmartModels" on page 324

DesignWare Verification Library

The DesignWare Verification Library, a subset of the DesignWare Library, contains reusable, pre-verified verification IP of the industry's most popular bus and interface standards, Design Views for Star IP cores and thousands of memory models. The following table identifies the various components that make up this library.

Component Name	Component Description	Component Type	
DesignWare Bus & I/	DesignWare Bus & I/O Standards		
ahb_bus_vmt, ahb_master_vmt, ahb_monitor_vmt, ahb_slave_vmt	DesignWare AMBA AHB Models: AHB Bus Interconnect, AHB Master, AHB Monitor and AHB Slave (page 304)	Verification Models	
apb_master_vmt, apb_monitor_vmt, apb_slave_vmt	DesignWare AMBA APB Models: APB Master, APB Monitor and APB Slave (page 306)	Verification Models	
axi_master_vmt axi_slave_vmt axi_monitor_vmt axi_interconnect_vmt	DesignWare VIP for AMBA 3 AXI (page 307)	Verification Model	
ethernet_txrx_vmt, ethernet_monitor_vmt	10/100/1G/10G Gigabit Ethernet Models (page 310)	Verification Models	
enethub_fx, rmiirs_fx	Ethernet RMII Tranceiver and Hub (page 311)	Verification Models	
i2c_txrx_vmt	I ² C Bi-Directional Two-Wire Bus	Verification Model	

pcie_txrx_vmt,	PCI Express 1.00a (page 314)	Verification Model
pcie_monitor_vmt		
pcimaster_fx, pcislave_fx, pcimonitor_fx	PCI/PCI-X Simulation Model and Test Suite (page 316)	Verification Models
usb_host_vmt, usb_device_vmt, usb_monitor_vmt	USB On-The-Go Models, 1.1, 2.0, OTG, UTMI, and UTMI+(page 319)	Verification Model
sio_txrxvmt, sio_monitor_vmt	Serial Input/Output Interface Models (page 318)	Verification Models
DesignWare Design	Views of Star IP Cores	
DW_IBM440	PowerPC 440 Microprocessor Core from IBM (page 379)	Verification Model
DW_V850E-Star	V850E Processor Core from NEC (page 381)	Verification Model
DW_C166S	16-bit Processor Core from Infineon (page 383)	Verification Model
DW_TriCore1	TriCore1 32-Bit Processor Core from Infineon (page 385)	Verification Model
DW_MIPS4KE	32-bit Processor Core Family from MIPS (page 387)	Verification Model
DW_CoolFlux	CoolFlux 24-bit DSP Core from Philips (page 389)	Verification Model

DesignWare Memory

Access to the full suite of memory IP is made available through DesignWare Memory Central; a memory-focused Web site that lets designers download DesignWare Memory IP and documentation. Visit Memory Central at: http://www.synopsys.com/products/designware/memorycentral

Also visit the DesignWare Verification Library web page at: http://www.synopsys.com/products/designware/dwverificationlibrary.html

DesignWare Cores

The DesignWare Cores shown in the following table provide system designers with silicon-proven, digital and analog connectivity IP. DesignWare Cores are licensed individually, on a fee-per-project business model.

IP Directory Component Name	Component Description	Component Type	
Ethernet Cores			
dwcore_ethernet	Ethernet MAC, 10/100 Mbps Operation (page 333)	Synthesizable RTL	
dwcore_ethernet_sub	Ethernet MAC Subsystem (page 335)	Synthesizable RTL	
dwcore_gig_ethernet	Gigabit Ethernet MAC, 10/100-Mbps and 1-Gbps Operation (page 337)	Synthesizable RTL	
dwcore_gig_ethernet_sub	Gigabit Ethernet MAC (GMAC) Subsystem (page 339)	Synthesizable RTL	
Flash Memory Controlle	r Core		
dwcore_sd_mmc_host	Secure Digital (SD) and Multimedia Card (MMC) Host Controller (page 353)	Synthesizable RTL	
IEEE 1394 Cores			
dwcore_1394_avlink	IEEE 1394 AVLink (page 372)	Synthesizable RTL	
dwcore_1394_cphy	IEEE 1394 Cable PHY (page 374)	Synthesizable RTL	
JPEG Core			
dwcore_jpeg_codec	JPEG CODEC (page 376)	Synthesizable RTL	
PCI Cores		•	
dwcore_pci	32/64 bit, 33/66-MHz PCI Core (page 341)	Synthesizable RTL	
dwcore_pcix	32/64 bit, 133-MHz PCI-X Core (page 343)	Synthesizable RTL	
PCI Express Cores			
dwc_pcie_endpoint	PCI Express Endpoint Core (page 345)	Synthesizable RTL	
dwc_pcie_rootport	PCI Express Root Port Core (page 347)	Synthesizable RTL	
dwc_pcie_switchport	PCI Express Switch Port Core (page 349)	Synthesizable RTL	
dwc_pcie_dualmode	PCI Express Dual Mode Core (page 350)	Synthesizable RTL	

dwcore_pcie_phy	PCI Express PHY Core (page 352)	Hard IP	
SATA Core			
dwc_sata_host	SATA Host (page 370)	Synthesizable RTL	
USB Cores			
dwcore_usb1_device	USB 1.1. Device Controller (page 355)	Synthesizable RTL	
dwcore_usb1_host	USB 1.1 OHCI Host Controller (page 357)	Synthesizable RTL	
dwcore_usb1_hub	USB 1.1. Hub Controller (page 359)	Synthesizable RTL	
dwcore_usb2_host	USB 2.0 Host Controller - UHOST2 (page 364)	Synthesizable RTL	
dwcore_usb2_hsotg	USB 2.0 Hi-Speed On-the-Go Controller Subsystem (page 362)	Synthesizable RTL	
dwcore_usb2_device	USB 2.0 Device Controller (page 366)	Synthesizable RTL	
dwcore_usb2_phy	USB 2.0 PHY (page 368)	Hard IP	

Also visit the DesignWare Cores web page at:

http://www.synopsys.com/products/designware/dwcores.html

DesignWare Star IP

Synopsys offers DesignWare Library users the ability to evaluate and design easily at their desktop using the following high-performance, high-value IP cores from leading Star IP providers.

Component Name	Component Description	Component Type
DW_IBM440	PowerPC 440 Microprocessor Core from IBM (page 379)	Synthesizable RTL ^a Verification Model
DW_V850E-Star	V850E Processor Core from NEC (page 381)	Synthesizable RTL ^a Verification Model
DW_C166S	16-bit Processor from Infineon (page 383)	Synthesizable RTL ^a Verification Model
DW_TriCore1	TriCore1 32-Bit Processor Core from Infineon (page 385)	Synthesizable RTL ^a Verification Model
DW_MIPS4KE	Processor Core Family from MIPS (page 387)	Synthesizable RTL ^a Verification Model
DW_CoolFlux	CoolFlux 24-bit DSP Core from Philips (page 389)	Synthesizable RTL ^a Verification Model

a. Verification models of these cores are included in the DesignWare Library and DesignWare Verification Library. Synthesizable RTL of these cores are available through the Star IP Program.

Also visit the DesignWare Star IP web page at: http://www.synopsys.com/products/designware/star_ip.html

2 DesignWare Library Synthesizable IP

This chapter briefly describes the DesignWare Library synthesizable IP in the following subsections:

- Building Block IP (Datapath, Data Integrity, Test, and more)
- AMBA Bus Fabric and Peripherals IP (page 264)
- Memory IP (Memory BIST, Memory Controller page 291)
- Microcontrollers (6811 and 8051- page 296)

Building Block IP

The DesignWare Building Block IP (formally called Foundation Library) is a collection of reusable intellectual property blocks that are tightly integrated into the Synopsys synthesis environment. Using DesignWare Building Block IP allows transparent, high-level optimization of performance during synthesis. With the large number of parts available, design reuse is enabled and significant productivity gains are possible.

This library contains high-performance implementations of Basic Library IP plus many IP that implement more advanced arithmetic and sequential logic functions. The DesignWare Building Block IP consists of:

- Basic Library: A set of IP bundled with HDL Compiler that implements several common arithmetic and logic functions.
- Logic: Combinational and Sequential IP.
- Math: Arithmetic and Trigonometric IP.
- Digital Signal Processing (DSP) IP: FIR and IIR filters.

- Memory: Registers, FIFOs, and FIFO Controllers, Synchronous and Asynchronous RAMs, and Stack IP.
- Application Specific: Data Integrity, Interface, JTAG IP, and others.

Building Block IP for DC QuickStart

The following topics provide the basic information for you to get started using the DesignWare Building Block IP.

Updating Building Block IP for DC

To get the latest version and receive the best performance, install the Electronic Software Transfer (EST) release of DesignWare Building Block IP from the following location:

http://www.synopsys.com/designware/dwest

If you prefer, you may also send an email to dw_EST@synopsys.com with EST in subject line. In that email, send the following information in the body of the message, in the following format:

<Site Id> <Synopsys Release#>

For example, if your site id is 555 and you want to install the EST for use with the 2003.03 version of the Synopsys Synthesis CD, write the following two fields in the body of the message separated by a few blank spaces:

555 2003.03

Setting Up DesignWare Building Block IP in DC

Include the following lines in your .synopsys_dc.setup file and ensure that you have a valid DesignWare Library license:

```
target_library = your_library.db
synthetic_library = {dw_foundation.sldb}
link_library = target_library + synthetic_library
search_path = search_path + {synopsys_root + "/dw/sim_ver"} \
+ {synopsys_root + /libraries/syn/"} + { your_library path}
synlib_wait_for_design_license = { "DesignWare"}
```

Accessing DesignWare Building Block IP in DC

You can access DesignWare Building Block IP either by operator or functional inference, or by instantiating the component directly. The example below shows how to access these IP:

```
Verilog
assign PROD = IN1 * IN2; // Operator Inference
assign PROD = DWF_mult_tc(IN1, IN2); // Function Inference
DW02 mult #(8, 8) U1 (A, B, TC, PRODUCT); // Instantiation
```

Details about inference and instantiation in VHDL and Verilog are in the following directory: \$SYNOPSYS/dw/examples.

Synthesizing DesignWare Building Block IP in DC

Design Compiler automatically selects the best implementation for combinational DesignWare Building Block IP. You can also force Design Compiler to select the implementation of your choice either by adding Synopsys Compiler directives or by using the following commands:

```
dc_shell> set_dont_use standard.sldb/DW01_add/rpl
dc shell> set implementation clf {add 68}
```

Simulating DesignWare Building Block IP

Synopsys VCS simulator uses the default setup file while simulating DesignWare Building Block IP. Use the following options to simulate DesignWare Building Block IP with a Verilog simulator:

```
-y $SYNOPSYS/dw/sim_ver +libext+.v+
```

Building Block IP in DC-FPGA QuickStart

The following topics provide the basic information to get started using the DesignWare Building Block IP with DC-FPGA.

Updating Building Block IP for DC-FPGA

To get the latest version and receive the best performance, install the Electronic Software Transfer (EST) release of DesignWare Building Block IP from the following location:

```
http://www.synopsys.com/designware/dwest
```

If you prefer, you may also send an email to dw_EST@synopsys.com with EST in subject line. In that email, send the following information in the body of the message, in the following format:

<Site Id> <Synopsys Release#>

For example, if your site id is 555 and you want to install the EST for use with the 2003.03 version of the Synopsys Synthesis CD, write the following two fields in the body of the message separated by a few blank spaces:

```
555 2003.03
```

Setting Up DesignWare Building Block IP for DC-FPGA

Include the following lines in your .synopsys_dc.setup file and ensure that you have a valid DesignWare Library license:

```
target_library = your_library.db
synthetic_library = {dw_foundation.sldb tmg.sldb}
link_library = target_library + synthetic_library
search_path = search_path + {synopsys_root + "/dw/sim_ver"} \
+ {synopsys_root + "/libraries/syn/"} + { your_library path}
```

Accessing DesignWare Building Block IP in DC-FPGA

You can access DesignWare Building Block IP either by operator or functional inference, or by instantiating the component directly. The example below shows how to access these IP:

Synopsys, Inc.

```
Verilog
assign PROD = IN1 * IN2; // Operator Inference
assign PROD = DWF_mult_tc(IN1, IN2); // Function Inference
DW02 mult #(8, 8) U1 (A, B, TC, PRODUCT); // Instantiation
```

Details about inference and instantiation in VHDL and Verilog are in the following directory: \$SYNOPSYS/dw/examples.

Synthesizing DesignWare Building Block IP in DC-FPGA

DC-FPGA automatically selects the best implementation for combinational DesignWare Building Block IP. You can also force DC-FPGA to select the implementation of your choice either by adding Synopsys Compiler directives or by using the following commands:

```
dc_shell> set_dont_use standard.sldb/DW01_add/rpl
dc_shell> set_implementation clf {add_68}
```

Simulating DesignWare Building Block IP

Synopsys VCS simulator uses the default setup file while simulating DesignWare Building Block IP. Use the following options to simulate DesignWare Building Block IP with a Verilog simulator:

```
-y $SYNOPSYS/dw/sim_ver +libext+.v+
```

Building Block IP in FPGA Compiler II QuickStart

The following topics provide the basic information to get started using the DesignWare Building Block IP with FPGA Compiler II.

Updating FPGA Compiler II

FPGA Compiler II versions 3.2 and later support instantiated DesignWare Building Block IP. Install the latest release of FPGA Compiler II to get the best performance as well as access to the latest FPGA technologies. FPGA Compiler II customers who are on active maintenance will automatically receive CDs for the latest major release, or from any Synopsys sales office or at the following location: http://www.synopsys.com/products/fpga

Setting Up DesignWare Building Block IP in FPGA Compiler II

DesignWare Building Block IP components are automatically installed by default during the installation of FPGA Compiler II versions 3.2 and later. You can choose to not install DesignWare Building Block IP by unchecking DesignWare in the FPGA Vendors dialog box during installation. Otherwise, there is nothing equivalent to the.synopsys_dc.setup file for Design Compiler to modify.

License Requirement

FPGA Compiler II versions 3.2 to 3.3 require a valid DesignWare Library license in order to implement all DesignWare Building Block IP. Beginning in FPGA Compiler II version 3.5, DesignWare Building Block basic IP can be implemented without the requirement of a DesignWare Library license. The basic IP include the following:

DW01_cmp2	DW01_cmp6	DW01_absval	DW01_add	DW01_sub
DW01_addsub	DW01_inc	DW01_dec	DW01_incdec	DW02_mult

Accessing DesignWare Building Block IP in FPGA Compiler II

You can access DesignWare Building Block IP in FPGA Compiler II versions 3.2 and later by direct instantiation. For example:

In Verilog:

```
DW02_mult #(inst_A_width, inst_B_width)
U1 (.A(inst_A), .B(inst_B), .TC(inst_TC), .PRODUCT(inst_PRODUCT));
```

In VHDL:

Currently FPGA Compiler II does not support inference of DesignWare Building Block IP.

Synthesizing DesignWare Building Block IP in FPGA Compiler II

FPGA Compiler II versions 3.2 and later automatically select the implementation for the chosen FPGA technology. It understands and takes advantage of vendor-specific architectures to provide the best quality of results (QoR) for most DesignWare Building Block IP. Note that some DesignWare Building Block IP are implemented using generic gates but improvement in QoR can be expected in future releases.

Simulating DesignWare Building Block IP

FPGA Compiler II has the ability to generate synthesized netlists in Verilog and VHDL. Just right-click on the optimized chip, select Export Netlist, and then select Verilog or VHDL as the desired output format. The netlists generated are structural netlists which can be simulated with VCS or VSS.

Technical Support or Further Information

For further information on using DesignWare in FPGA Compiler II:

- Visit our Web site at http://www.synopsys.com/products/fpga/fpga_solution.html
- e-mail the Synopsys Support Center at support_center@synopsys.com
- Call (800) 245-8005 (toll free in the United States)



Application Specific – Control Logic

Application Specific – Control Logic

The Control Logic IP consist of a family of arbiters. The arbiter components are distinguished from each other primarily by the arbitration scheme they embody.

The components DW_arbiter_sp and DW_arbiter_dp are based on the static fixed priority scheme and dynamically programmable priority scheme, respectively. Each of these components has multiple architectural implementations optimized for timing or area. The number of clients connected to the arbiter is parametrizable from 2 to 32. Other features like parking and locking are available through parameter selection.




DW_arbiter_2t Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme

DW_arbiter_2t

Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme


- Parameterizable number of clients
- Programmable mask for all clients
- Park feature default grant when no requests are pending
- Lock feature ability to lock the currently granted client
- Registered/unregistered outputs



Pin Name	Width	Direction	Function	
clk	1 bit	Input	Input clock	
rst_n	1 bit	Input	Active low input reset	
request	<i>n</i> bit(s)	Input	Input request from clients	
priority	$n \times p_width$ bit(s)	Input	Priority vector from the clients of the arbiter	
lock	<i>n</i> bit(s)	Input	Active high signal to lock the grant to the current request. By setting lock(i) = 1, the arbiter is locked to the request (i) if it is currently granted. For lock (i) = 0, the lock on the arbiter is removed.	
mask	<i>n</i> bit(s)	Input	Active high input to mask specific clients. By setting $mask(i) = 1$, $request(i)$ is masked. For $mask(i) = 0$, the mask on the $request(i)$ is $removed$.	
parked	1 bit	Output	Flag to indicate that there are no requesting clients and the grant of resources has defaulted to park_index	
granted	1 bit	Output	Flag to indicate that arbiter has issued a grant to one of the clients	
locked	1 bit	Output	Flags that the arbiter is locked by a client	
grant	<i>n</i> bit(s)	Output	Grant output	
grant_index	$\operatorname{ceil}(\log_2 n) \operatorname{bit}(s)$	Output	Index of the requesting client that has been currently granted or the client designated by park_index in park_mode	

Table 1: Pin Description

DW_arbiter_2t Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme



Parameter	Values	Description	
n	2 to 32	Number of arbiter clients	
	Default: 4		
p_width	1 to 5	Width of the priority vector of each client	
	Default: 2		
park_mode	0 or 1	park mode = 1 includes logic to enable parking when no clients are	
	Default: 1	requesting and park_mode = 0 contains no logic for parking.	
park_index	0 to <i>n</i> -1	Index of the client used for parking	
	Default: 0		
output_mode	0 or 1	output_mode = 1 includes registers at the outputs	
	Default: 1	output_mode = 0 contains no output registers	

Table 2: Parameter Description

Table 3: Synthesis Implementations

Implementation Name	Function	License Feature Required	
rtl ^a	Synthesis Model	DesignWare	

a. The implementation "rtl" replaces the obsolete implementations "cla" and "clas." Information messages listing implementation replacements (SYNDB-37) may be generated by DC at compile time. Existing designs that specify an obsolete implementation ("cla" or "clas") will automatically have that implementation replaced by the new superseding implementation ("rtl") noted by an information message (SYNDB-36) generated during DC compilation. The new implementation is capable of producing either of the original architectures automatically based on user constraints.






DW_arbiter_dp

Arbiter with Dynamic Priority Scheme

- Parameterizable number of clients
- Programmable mask for all clients
- Park feature default grant when no requests are pending
- Lock feature ability to lock the currently granted client
- Registered/unregistered outputs



rst_n	parke

Pin Name	Width	Direction	Function	
clk	1 bit	Input	Input clock	
rst_n	1 bit	Input	Input reset, active low	
request	<i>n</i> bit(s)	Input	Input request from clients	
priority	n^* ceil(log ₂ n) bit(s)	Input	Priority vector from the clients of the arbiter	
lock	<i>n</i> bit(s)	Input	Signal to lock the grant to the current request.	
			By setting lock $(i) = 1$, the arbiter is locked to the request (i) if it is currently granted. For lock $(i) = 0$ the lock on the arbiter is removed.	
mask	<i>n</i> bit(s)	Input	Input to mask specific clients.	
			By setting mask $(i) = 1$, request (i) is masked. For mask $(i) = 0$ the mask on the request (i) is removed.	
parked	1 bit	Output	Flag to indicate that there are no requesting clients and the grant of resources has defaulted to client designated by park_index	
granted	1 bit	Output	Flag to indicate that the arbiter has issued a grant to one of the requesting clients	
locked	1 bit	Output	Flag to indicate that the arbiter is locked by a client	
grant	<i>n</i> bit(s)	Output	Grant output	
grant_index	$\log_2 n$ bit(s)	Output	Index of the requesting client that has been currently granted or the client designated by park_index in park_mode	

Table 1: Pin Description

DW_arbiter_dp
Arbiter with Dynamic Priority Scheme



Parameter	Values	Description	
n	2 to 32	Number of arbiter clients	
	Default: 4		
park_mode	0 or 1 Default: 1	park mode = 1 includes logic to enable parking when no clients are requesting and park_mode = 0 contains no logic for parking.	
park_index	0 to n -1 Default: 0	Index of the client used for parking	
output_mode	0 or 1 Default: 1	<pre>output_mode = 1 includes registers at the outputs output_mode = 0 contains no output registers</pre>	

Table 2: Parameter Description

Table 3: Synthesis Implementations ^a

Implementation Name	Function	License Feature Required
cla	Carry-look-ahead synthesis model	DesignWare
clas	Carry-look-ahead/select synthesis model	DesignWare




DW_arbiter_fcfs Arbiter with First-Come-First-Served Priority Scheme

DW_arbiter_fcfs

Arbiter with First-Come-First-Served Priority Scheme


- Parameterizable number of clients
- Programmable mask for all clients
- Park feature default grant when no requests are pending
- Lock feature ability to lock the currently granted client
- Registered/unregistered outputs



Pin Name	Width	Direction	Function	
clk	1 bit	Input	Input clock	
rst_n	1 bit	Input	Active low input reset	
request	<i>n</i> bit(s)	Input	Input request from clients	
lock	<i>n</i> bit(s)	Input	Active high signal to lock the grant to the current request. By setting lock(i) = 1, the arbiter is locked to the request (i) if it is currently granted. For lock (i) = 0, the lock on the arbiter is removed.	
mask	<i>n</i> bit(s)	Input	Active high input to mask specific clients. By setting $mask(i) = 1$, request(<i>i</i>) is masked. For $mask(i) = 0$, the mask on the request(<i>i</i>) is removed.	
parked	1 bit	Output	Flag to indicate that there are no requesting clients and the grant of resources has defaulted to park_index	
granted	1 bit	Output	Flag to indicate that arbiter has issued a grant to one of the clients	
locked	1 bit	Output	Flags that the arbiter is locked by a client	
grant	<i>n</i> bit(s)	Output	Grant output	
grant_index	$\operatorname{ceil}(\log_2 n) \operatorname{bit}(s)$	Output	Index of the requesting client that has been currently granted or the client designated by park_index in park_mode	

Table 1: Pin Description

DW_arbiter_fcfs Arbiter with First-Come-First-Served Priority Scheme



Parameter	Values	Description	
n	2 to 32	Number of arbiter clients	
	Default: 4		
park_mode	0 or 1	park mode = 1 includes logic to enable parking when no clients are	
	Default: 1	requesting and park_mode = 0 contains no logic for parking.	
park_index	0 to <i>n</i> -1	Index of the client used for parking	
	Default: 0		
output_mode	0 or 1	output_mode = 1 includes registers at the outputs	
	Default: 1	output_mode = 0 contains no output registers	

Table 2: Parameter Description

Table 3: Synthesis Implementations^a


Implementation Name	Function	License Feature Required
cla	Carry-look-ahead synthesis model	DesignWare
clas	Carry-look-ahead/select synthesis model	DesignWare



DW_arbiter_sp

Arbiter with Static Priority Scheme

- Parameterizable number of clients
- Programmable mask for all clients
- Park feature default grant to a client when no requests are pending
- Lock feature ability to lock the currently granted client
- Registered/unregistered outputs



Pin Name	Width	Direction	Function
clk	1 bit	Input	Input clock
rst_n	1 bit	Input	Active low input reset
request	<i>n</i> bit(s)	Input	Input request from clients
lock	<i>n</i> bit(s)	Input	Active high signal to lock input. By setting lock(i) = 1, the arbiter is locked to the request (i) if it is currently granted. For lock (i) = 0, the lock on the arbiter is removed.
mask	<i>n</i> bit(s)	Input	Active high input to mask specific clients. By setting $mask(i) = 1$, $request(i)$ is masked. For $mask(i) = 0$, the mask on the $request(i)$ is removed.
parked	1 bit	Output	Flag to indicate that there are no requesting clients and the grant of resources has defaulted to park_index
granted	1 bit	Output	Flag to indicate that arbiter has issued a grant to one of the clients
locked	1 bit	Output	Flags that the arbiter is locked by a client
grant	<i>n</i> bit(s)	Output	Grant output
grant_index	$\log_2 n$ bit(s)	Output	Index of the requesting client that has been currently issued the grant or the client designated by park_index in park_mode

Table 1: Pin Description

DW_arbiter	_sp		
Arbiter with	Static	Priority	Scheme



Parameter	Values	Description
n	2 to 32	Number of arbiter clients
	Default: 4	
park_mode	0 or 1 Default: 1	park mode = 1 includes logic to enable parking when no clients are requesting and park_mode = 0 contains no logic for parking.
park_index	0 to <i>n</i> -1	Index of the client used for parking
	Default: 0	
output_mode	0 or 1	output_mode = 1 includes registers at the outputs
	Default: 1	output_mode = 0 contains no output registers

Table 2: Parameter Description

Table 3: Synthesis Implementations

Implementation Name	Function	License Feature Required
rpl	Ripple synthesis model	DesignWare
cla	Carry-look-ahead synthesis model	DesignWare



Application Specific – Interface Overview

Application Specific – Interface Overview

The Interface IP consist of the DW_debugger IP.

DW_debugger On-Chip ASCII Debugger



DW_debugger On-Chip ASCII Debugger

- Low gate count
- Parameterized data widths

	and latte	wr	bits	
	rd_bits	VV1_	_0113	
	rxd		txd	
	div_bypas	s_mode		
	> clk re	set_N		

Table 1: Pin Description

Pin Name	Width	Direction	Function
clk	1 bit	Input	Clock
reset_N	1 bit	Input	Synchronous reset, active low
rd_bits	<i>rd_bits_width</i> bit(s)	Input	Input data bus
rxd	1 bit	Input	Receive data
wr_bits	<pre>wr_bits_width bit(s)</pre>	Output	Output data bus
txd	1 bit	Output	Transmit data
div_bypass_mode	1 bit	Input	Clock Divider Bypass Control, active high

Table 2: Parameter Description

Parameter	Values	Description
rd_bits_width	8 to 2048	Width of rd_bits
	Default: 8	
wr_bits_width	8 to 2048	Width of wr_bits
	Default: 8	
clk_freq	≥1 (must be a whole number)	Clock rate in MHz
	Default: 1	
baud_rate	300, 600, 1200, 2400, 4800, 9600, or 19200	Sets the baud rate of the UART
	Default: 19200	
mark_parity	0 or 1	Sets the fixed value of the parity bit from
	Default: 1	the UART transmitter





Table 3: Synthesis Implementations

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare






Datapath Generator Overview

The new datapath generators improve the quality of synthesized datapaths in two steps:

- 1. By using more sophisticated extraction and partitioning of datapaths from RTL code,
- 2. By improved synthesis of the extracted datapaths.

The following figure shows the flow for datapath synthesis. After the RTL code is analyzed and elaborated by the Presto (Verilog)/VHDL Compiler, the datapath portions of the RTL are extracted by DC Ultra and then synthesized by the datapath generators in the DesignWare Library.



DC Ultra partitions datapaths that are extracted from RTL into large sum-of-product and product-of-sum blocks. This reduces the number of expensive carry propagations to a minimum, resulting in faster and smaller circuits. In sum-of-products, a multiplication can be followed by an addition without a carry propagation before the addition. Similarly, in product-of-sums, an addition can be followed by a multiplication without a carry propagation before the multiplication. The same techniques are also applied to reduce the number of carry propagations in magnitude comparisons of complete sum-of-products. Resource and common subexpression sharing allow for further area savings.

The datapath generators then perform a constraint- and technology-driven synthesis of the extracted sum-of-product and product-of-sum blocks. Enhanced algorithms are used to construct optimized adder reduction trees and carry-propagate adders to meet the given timing constraints with minimal area requirements for the specified technology and conditions. A smart generation feature selects the best among alternative implementation variants. Special datapath library cells are automatically used where available and beneficial. Optimized structures are generated for special arithmetic operations, like constant multiplication or squaring.



Datapath – Arithmetic Overview

The Datapath arithmetic DesignWare Building Block IP, many of which are inferred, are applicable to ASIC or FPGA designs. These IP are high-performance arithmetic implementations (based on a fast carry look-ahead architecture) to augment those in the Basic IP Library. The Basic IP Library is included in your (V)HDL Compiler product.

Most IP in this category have multiple architectures for each function (architecturally optimized for either performance or area). This provides you with the best architecture for your design goals. All IP have a parameterized word length.

DW01_absval

Absolute Value

DW01_absval Absolute Value

• Parameterized word length

A	ABSVAL
---	--------

Pin Name	Width	Direction	Function
А	<i>width</i> bit(s)	Input	Input data
ABSVAL	<i>width</i> bit(s)	Output	Absolute value of A


Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Function
width	≥1	Word length of A and ABSVAL

Table 3: Synthesis Implementations^a

Implementation Name	Function	License Feature Required
rpl	Ripple-carry synthesis model	none
cla	Carry-look-ahead synthesis model	none
clf	Fast carry-look-ahead synthesis model	DesignWare





DW01_add Adder

- Parameterized word length
- Carry-in and carry-out signals
- Module Compiler Architectures





Table 1: Pin Description

Pin Name	Width	Direction	Function
А	<i>width</i> bit(s)	Input	Input data
В	<i>width</i> bit(s)	Input	Input data
CI	1 bit	Input	Carry-in
SUM	<i>width</i> bit(s)	Output	Sum of $(A + B + CI)$
СО	1 bit	Output	Carry-out

Table 2: Parameter Description


Parameter	Values	Description
width	≥1	Word length of A, B, and SUM



Implementation Name	Function	License Feature Required		
rpl	Ripple-carry synthesis model	none		
cla	Carry-look-ahead synthesis model	none		
clf	Fast carry-look-ahead synthesis model	DesignWare		
bk	Brent-Kung architecture synthesis model	DesignWare		
csm ^b	Conditional-sum synthesis model	DesignWare		
rpcs	Ripple-carry-select architecture	DesignWare		
clsa ^c	MC-inside-DW carry-look-ahead-select	DesignWare		
csa ^c	MC-inside-DW carry-select	DesignWare		
fastcla ^c	MC-inside-DW fast carry-look-ahead	DesignWare		
pprefix ^c	MC-inside-DW flexible parallel-prefix	DesignWare		
pparch ^d	Delay-optimized flexible parallel-prefix	DesignWare		

Table 3: Synthesis Implementations^a

- b. The performance of the csm implementation is heavily dependent on the use of a high-performance inverting 2-to-1 multiplexer in the technology library. In such libraries, the csm implementation exhibits a superior area-delay product. Although the csm implementation does not always surpass the delay performance of the clf implementation, it is much lower in area.
- c. This architecture is specially generated using Module Compiler technology. It is normally used as a replacement for, rather than in conjunction with, the HDL architectures available for the same DesignWare part. To use this architecture during synthesis, the dc_shell-t variable 'dw_prefer_mc_inside' must be set to 'true.' From the DC 2004.12 release onward, the MC architectures are not available by default. For more information, refer to the *DesignWare Building Block IP Users Guide*.
- d. This delay-optimized parallel-prefix architecture is generated using Datapath generator technology DW "gensh." This is ON by default in the Design Compiler flow. The DC variable 'synlib_enable_dpgen' must be set to 'true' (the default) to make use of this Datapath technology.





DW01_addsub Adder-Subtractor

- Parameterized word length
- Carry-in and carry-out signals




Table 1: Pin Description

Pin Name	Width	Direction	Function
А	<i>width</i> bit(s)	Input	Input data
В	width bit(s)	Input	Input data
CI	1 bit	Input	Carry/borrow-in
ADD_SUB	1 bit	Input	Addition/subtraction control
SUM	width bit(s)	Output	Sum (A +B +CI) or difference (A –B –CI)
СО	1 bit	Output	Carry/borrow-out

Table 2: Parameter Description

Parameter	Values	Description
width	≥1	Word length of A, B, and SUM

Table 3: Synthesis Implementations^a

Implementation Name	Implementation	License Feature Required
rpl	Ripple-carry synthesis model	none
cla	Carry-look-ahead synthesis model	none
bk	Brent-Kung architecture synthesis model	DesignWare
clf	Fast carry-look-ahead synthesis model	DesignWare
csm ^b	Conditional-sum synthesis model	DesignWare
rpcs	Ripple-carry-select architecture	DesignWare
clsa ^c	MC-inside-DW carry-look-ahead-select	DesignWare

DW01_addsub Adder-Subtractor




Table 0. Cynthesis implementations (Continued)			
Implementation Name	Implementation	License Feature Required	
csa ^c	MC-inside-DW carry-select	DesignWare	
fastcla ^c	MC-inside-DW fast carry-look-ahead	DesignWare	
pprefix ^c	MC-inside-DW flexible parallel-prefix	DesignWare	
pparch ^d	Delay-optimized flexible parallel-prefix	DesignWare	

Table 3: Synthesis Implementations^a (Continued)

- b. The performance of the csm implementation is heavily dependent on the use of a high-performance inverting 2-to-1 MUX in the technology library. In such libraries, the csm implementation exhibits a superior area-delay product. Although the csm implementation does not always surpass the delay performance of the clf implementation, it is much lower in area.
- c. This architecture is specially generated using Module Compiler technology. It is normally used as a replacement for, rather than in conjunction with, the HDL architectures available for the same DesignWare part. To use this architecture during synthesis, the dc_shell-t variable 'dw_prefer_mc_inside' must be set to 'true.' From the DC 2004.12 release onward, the MC architectures are not available by default. For more information, refer to the *DesignWare Building Block IP Users Guide*.
- d. This delay-optimized parallel-prefix architecture is generated using Datapath generator technology DW "gensh." This is ON by default in the Design Compiler flow. The DC variable 'synlib_enable_dpgen' must be set to 'true' (the default) to make use of this Datapath technology.




DW_addsub_dx

Duplex Adder/Subtractor with Saturation and Rounding

- Selectable single full-width Add/Sub (simplex) or two smaller width Add/Sub operations (duplex)
- Selectable saturation mode
- Selectable average mode
- Selectable number system (unsigned or twos complement)
- Parameterized full word width
- Parameterized partial word width (allowing for asymmetric partial width operations)
- Carry-out signals (one for lower half and one for full and upper half) that numerically extend the calculated sum (maintaining full precision)
- Carry-in signals (one for full and lower half and one for upper half)

]
tc dplx
tc dplx grin ci1 a sppe +/- sum co2
> +/- sum
b avg sat
Sal

Pin Name	Width	Direction	Function
a	width bit(s)	Input	Input data
b	width bit(s)	Input	Input data
ci1	1 bit	Input	Full or part1 carry input
ci2	1 bit	Input	Part2 carry input
addsub	1 bit	Input	Add/subtract select input 0 = performs add 1 = performs subtract
tc	1 bit	Input	Two's complement select (active high)
sat	1 bit	Input	Saturation mode select (active high)
avg	1 bit	Input	Average mode select (active high)
dplx	1 bit	Input	Duplex mode select (active high)
sum	width bit(s)	Output	Output data



DW_addsub_dx Duplex Adder/Subtractor with Saturation and Rounding

Table 1: Pin Description (Con	tinued)
-------------------------------	---------

Pin Name	Width	Direction	Function
co1	1 bit	Output	Part1 carry output
co2	1 bit	Output	Full width or part2 carry output

Table 2: Parameter Description

Parameter	Values	Description
width	≥ 4	Word width of a, b, and sum
p1_width	2 to width-2	Word width of part1 of duplex Add/Sub

Table 3: Synthesis Implementations ^a


Implementation Name	Function	License Feature Required
rpl	Ripple Carry Synthesis Model	DesignWare
rpcs	Ripple Carry Select Synthesis Model	DesignWare
csm	Conditional Sum Synthesis Model	DesignWare



DW01_ash Arithmetic Shifter

DW01_ash Arithmetic Shifter

- Parameterized word length
- Parameterized shift coefficient width
- Inferable using a function call




Pin Name	Width	Direction	Function
А	A_width bit(s)	Input	Input data
DATA_TC	1 bit	Input	Data two's complement control
			0 = unsigned 1 = signed
SH	<i>SH_width</i> bit(s)	Input	Shift control
SH_TC	1 bit	Input	Shift two's complement control 0 = unsigned 1 = signed
В	A_width bit(s)	Output	Output data

Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Description
A_width	≥2	Word length of A and B
SH_width	≥ 1	Word length of SH
		Dependency: The mx2 implementation limits the value to 31 or less.

DW01_ash Arithmetic Shifter



Implementation Name	Function	License Feature Required
mx2	Implement using 2:1 multiplexers only	none
	The mx2 implementation is only valid for SH_width values up to, and including 31.	
mx2i	Implement using 2:1 inverting multiplexers and 2:1 multiplexers	DesignWare
mx2n	Implement using 2:1 non-inverting multiplexers	DesignWare
mx4	Implement using 4:1 and 2:1 multiplexers	DesignWare
mx8	Implement using 8:1, 4:1, and 2:1 multiplexers	DesignWare

Table 3: Synthesis Implementations^a

DW_bin2gray Binary to Gray Converter



DW_bin2gray Binary to Gray Converter

- Parameterized word length
- Inferable using a function call



Table 1: Pin Description

Pin Name	Width	Direction	Function
b	width bit(s)	Input	Binary coded input data
g	width bit(s)	Output	Gray coded output data

Table 2: Parameter Description

Parameter	Values	Description
width	≥1	Input word length


Table 3: Synthesis Implementations

Implementation Name	Function	License Feature Required	
str	Synthesis model	DesignWare	

DW01_bsh Barrel Shifter



- Parameterized data and shift coefficient word lengths
- Inferable using a function call



Pin Name	Width	Direction	Function	
А	A_width	Input	Input data	
SH	SH_width	Input	Shift control	
В	A_width	Output	Shifted data out	


Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Description
A_width	≥ 1	Word length of A and B
SH_width	\leq ceil(log ₂ [A_width]) for mx2, mx2i	Word length of SH
	≥ 1 for mx4, mx8	

Table 3: Synthesis Implementations^a

Implementation Name	Function	License Feature Required
mx2	Implement using 2:1 multiplexers only	DesignWare
mx2i	Implement using 2:1 inverting multiplexers and 2:1 multiplexers	DesignWare
mx4	Implement using 4:1 and 2:1 multiplexers	DesignWare
mx8	Implement using 8:1, 4:1, and 2:1 multiplexers	DesignWare








DW01_cmp2 2-Function Comparator

- Parameterized word length
- Unsigned and signed (two's-complement) data operation




	_		
Table	1:	Pin	Description

Pin Name	Width	Direction	Function
А	<i>width</i> bit(s)	Input	Input data
В	<i>width</i> bit(s)	Input	Input data
LEQ	1 bit	Input	Output condition control
TC	1 bit	Input	Two's complement control
			0 = unsigned 1 = signed
LT_LE	1 bit	Output	Less-than/less-than-or-equal output condition
GE_GT	1 bit	Output	Greater-than-or-equal/greater-than output condition

Table 2:	Parameter	Description
----------	-----------	-------------

Parameter	Values	Description
width	≥1	Word length of A and B

DW01_cmp2 2-Function Comparator



Implementation Name	e Function License Feature		
rpl	Ripple-carry synthesis model	none	
bk	Brent-Kung synthesis model	DesignWare	
cla	Carry-look-ahead synthesis model	DesignWare	


Table 3: Synthesis Implementations^a





DW01_cmp6 6-Function Comparator

- Parameterized word length
- Unsigned and signed (two's-complement) data comparison



Pin Name	Width	Direction	Function
А	width bit(s)	Input	Input data
В	width bit(s)	Input	Input data
TC	1 bit	Input	Two's complement control
			0 = unsigned 1 = signed
LT	1 bit	Output	Less-than output condition
GT	1 bit	Output	Greater-than output condition
EQ	1 bit	Output	Equal output condition
LE	1 bit	Output	Less-than-or-equal output condition
GE	1 bit	Output	Greater-than-or-equal output condition
NE	1 bit	Output	Not equal output condition

Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Description
width	≥ 1	Word length of A and B

Table 3: Synthesis Implementations^a

Implementation Name	Function	License Feature Required
rpl	Ripple-carry synthesis model	none
bk	Brent-Kung synthesis model	DesignWare
cla	Carry-look-ahead synthesis model	DesignWare

DW01_cmp6 6-Function Comparator







DW_cmp_dx Duplex Comparator

• Selectable single full width Compare, or two smaller width Compare operations (duplex)

- Selectable number system (unsigned or two's complement)
- Parameterized full word width

1 bit


1 bit

- Parameterized partial word width (allowing for asymmetric partial width operations)
- Separate flags for Less Than, Equal To, and Greater Than

Output

Output

• Two sets of flags for duplex operation



Pin Name	Width	Direction	Function
a	<i>width</i> bit(s)	Input	Input data
b	<i>width</i> bit(s)	Input	Input data
tc	1 bit	Input	Two's complement control
dplx	1 bit	Input	Duplex mode select (active high)
lt1	1 bit	Output	Part1 : less-than output condition
eq1	1 bit	Output	Part1 : equal output condition
gt1	1 bit	Output	Part1 : greater-than output condition
lt2	1 bit	Output	Full width or part2 : less-than output condition

Table 1: Pin Description

Table 2:	Parameter Description

Full width or part2 : equal output condition

Full width or part2 : greater-than output condition

Parameter	Values	Description
width	≥ 4	Word width of a and b
p1_width	2 to width-2	Word width of part1 of duplex compare


Table 3: Synthesis Implementations^a

Implementation Name	Function	License Feature Required
rpl	Ripple carry synthesis model	DesignWare
bk	Brent-Kung synthesis model	DesignWare

eq2

gt2

DW_cmp_dx Duplex Comparator








DW_cntr_gray Gray Code Counter

- Gray encoded output
- Asynchronous and synchronous reset
- Count enable



Pin Name	Width	Direction	Function
clk	1 bit	Input	Clock
rst_n	1 bit	Input	Reset, asynchronous, active low
init_n	1 bit	Input	Reset, synchronous, active low
load_n	1 bit	Input	Enable data load to counter, active low
data	width bit(s)	Input	Counter load input
cen	1 bit	Input	Count enable, active high
count	width bit(s)	Output	Gray coded counter output


Table 2: Parameter Description

Parameter	Values	Description	
width	≥1	Word length of counter	

Table 3: Synthesis Implementations^a


Implementation Name	Function	License Feature Required
rpl	Ripple-carry synthesis model	DesignWare
cla	Carry-lookahead synthesis model	DesignWare

DW01_csa Carry Save Adder



DW01_csa Carry Save Adder

- Parameterized word length
- Carry-in and carry-out signals



Pin Name	Width	Direction	Function
a	width bit(s)	Input	Input data
b	width bit(s)	Input	Input data
с	width bit(s)	Input	Input data
ci	1 bit	Input	Carry-in
carry	width bit(s)	Output	Carry output data
sum	width bit(s)	Output	Sum output data
со	1 bit	Output	Carry-out


Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Description
width	≥ 1	Word length of a, b, c, sum, and carry


Table 3: Synthesis Implementations

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare



DW01_dec Decrementer

• Parameterized word length



DWL Sythesizable IP

Table 1: Pin Description

Pin Name	Width	Direction	Function
А	<i>width</i> bit(s)	Input	Input data
SUM	width bit(s)	Output	Decremented (A –1)


Table 2: Parameter Description

Parameter	Values	Description
width	≥1	Word length of A and SUM

Table 3: Synthesis Implementations^a

Implementation Name	Function	License Feature Required
rpl	Ripple-carry synthesis model	none
cla	Carry-look-ahead synthesis model	none
clf	Fast carry-look-ahead synthesis model	DesignWare
clsa ^b	MC-inside-DW carry-look-ahead-select	DesignWare
csa ^b	MC-inside-DW carry-select	DesignWare
fastcla ^b	MC-inside-DW fast carry-look-ahead	DesignWare
pprefix ^b	MC-inside-DW flexible parallel-prefix	DesignWare
pparch ^c	Delay-optimized flexible parallel-prefix	DesignWare

DW01_dec Decrementer



- a. During synthesis, Design Compiler will select the appropriate architecture for your constraints. However, you may force Design Compiler to use one of the architectures described in this table. For more details, please refer to the *DesignWare Building Block IP User Guide*.
- b. This delay-optimized parallel-prefix architecture is generated using Datapath generator technology DW "gensh." This is ON by default in the Design Compiler flow. The DC variable 'synlib_enable_dpgen' must be set to 'true' (the default) to make use of this Datapath technology.
- c. This delay-optimized parallel-prefix architecture is generated using Datapath generator technology DW "gensh." This is ON by default in the Design Compiler flow. The DC variable 'synlib_enable_dpgen' must be set to 'true' (the default) to make use of this Datapath technology.



DW_div Combinational Divider

DW_div **Combinational Divider**

remainder


divide_by_0

- Parameterized word lengths
- Unsigned and signed (two's complement) data operation

b_width bit(s)

1 bit

• Remainder or modulus as second output



Pin Name	Width	Direction	Function
a	<i>a_width</i> bit(s)	Input	Dividend
b	<i>b_width</i> bit(s)	Input	Divisor
quotient	<i>a_width</i> bit(s)	Output	Quotient

Output Output


Table 1: Pin Description

Remainder / modulus

Indicates if b equals 0


Parameter	Values	Description
a_width	≥ 2	Word length of a
	Default: None	
b_width	$\geq 2, \leq a_width$	Word length of b
	Default: None	
tc_mode	0 or 1	Two'- complement control
	Default: 0	
rem_mode	0 or 1	Remainder output control
	Default: 1	

DW_div Combinational Divider



Implementation Name Function		License Feature Required	
rpl	Restoring ripple-carry synthesis model	DesignWare	
cla	Restoring carry-look-ahead synthesis model	DesignWare	
cla2	Restoring carry-look-ahead, 2-way overlapped synthesis model	DesignWare	


Table 3: Synthesis Implementations^a





DW_div_pipe Stallable Pipelined Divider

- Parameterized word length
- Parameterized unsigned and signed data operation
- Parameterized number of pipeline stages
- Parameterized stall mode (stallable or non-stallable)
- Parameterized reset mode (no reset, asynchronous or synchronous reset)
- Automatic pipeline retiming




Pin Name	Width	Direction	Function
clk	1 bit	Input	Input clock
rst_n	1 bit	Input	Reset, active-low (not used if parameter rst_mode=0)
en	1 bit	Input	Load enable (used only if parameter stall_mode=1)
			$0 = \text{stall} \\ 1 = \text{load}$
a	<i>a_width</i> bit(s)	Input	Dividend
b	<i>a_width</i> bit(s)	Input	Divisor
quotient	<i>a_width</i> bit(s)	Output	Quotient a / b
remainder	<i>b_width</i> bit(s)	Output	Remainder

Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Description
a_width	≥ 2	Word length of a
	Default: None	
b_width	$\geq 2 \leq a_width$	Word length of b
	Default: None	
tc_mode	0 or 1	Two's complement control
	Default: 0	0 = unsigned 1 = signed

DW_div_pipe Stallable Pipelined Divider



Parameter	Values	Description		
rem_mode	0 or 1	Remainder output control		
	Default: 1	0 = modulus 1 = remainder		
num_stages	≥ 2	Number of pipeline stages		
	Default: 2			
stall_mode	0 or 1	Stall mode		
	Default: 1	0= non-stallable 1 = stallable		
rst_mode	0 to 2	Reset mode		
	Default: 1	0 = no reset 1 = asynchronous reset 2 = synchronous reset		

Table 2: Parameter Description (Continued)

Table 3: Synthesis Implementations

Implementation Name	Implementation	License Feature Required
str ^a	Pipelined str synthesis model	DesignWare

a. One of rpl, cla or cl2 implementation is selected based the constraints of the design.

DW_gray2bin Gray-to-Binary Converter

- Parameterized word length
- Inferable using a function call



Table 1: Pin Description


Pin Name	Width	Direction	Function
g	<i>width</i> bit(s)	Input	Gray coded input data
b	<i>width</i> bit(s)	Output	Binary coded output data

Table 2: Parameter Description

Parameter	Values	Description
width	≥1	Input word length

Table 3: Synthesis Implementations

Implementation Name	Function	License Feature Required
rpl	Ripple-carry synthesis model	DesignWare
cla	Carry-lookahead synthesis model	DesignWare



DW01_inc Incrementer

DW01_inc Incrementer

• Parameterized word length




Table 1: Pin Description


Pin Name	Width	Direction	Function
А	width bit(s)	Input	Input data
SUM	width bit(s)	Output	Increment (A +1)

Table 2: Parameter Description

Parameter	Values	Description
width	≥1	Word length of A and SUM

Table 3: Synthesis Implementations^a

Implementation Name	Function	License Feature Required
rpl	Ripple-carry synthesis model	none
cla	Carry-look-ahead synthesis model	none
clf	Fast carry-look-ahead synthesis model	DesignWare
clsa ^b	MC-inside-DW carry-look-ahead-select	DesignWare
csa ^b	MC-inside-DW carry-select	DesignWare
fastcla ^b	MC-inside-DW fast carry-look-ahead	DesignWare
pprefix ^b	MC-inside-DW flexible parallel-prefix	DesignWare
pparch ^c	Delay-optimized flexible parallel-prefix	DesignWare





- a. During synthesis, Design Compiler will select the appropriate architecture for your constraints. However, you may force Design Compiler to use one of the architectures described in this table. For more details, please refer to the *DesignWare Building Block IP User Guide*.
- b. This architecture is specially generated using Module Compiler technology. It is normally used as a replacement for, rather than in conjunction with, the HDL architectures available for the same DesignWare part. To use this architecture during synthesis, the dc_shell-t variable 'dw_prefer_mc_inside' must be set to 'true.' From the DC 2004.12 release onward, the MC architectures are not available by default. For more information, refer to the *DesignWare Building Block IP Users Guide*.
- c. This delay-optimized parallel-prefix architecture is generated using Datapath generator technology DW "gensh." This is ON by default in the Design Compiler flow. The DC variable 'synlib_enable_dpgen' must be set to 'true' (the default) to make use of this Datapath technology.

DW01_incdec Incrementer-Decrementer



DW01_incdec

Incrementer-Decrementer

• Parameterized word length




Table 1: Pin Description


Pin Name	Width	Direction	Function
А	<i>width</i> bit(s)	Input	Input data
INC_DEC	1 bit	Input	Increment control
			0 = increment (A + 1) 1 = decrement $(A - 1)$
SUM	width bit(s)	Output	Increment (A +1) or decrement (A -1)

Table 2: Parameter Description

Parameter	Values	Function
width	≥1	Word length of A and SUM


Table 3: Synthesis Implementations^a

Implementation Name	Function	License Feature Required
rpl	Ripple carry synthesis model	none
cla	Carry look-ahead synthesis model	none
clf	Fast carry look-ahead synthesis model	DesignWare
clsa ^b	MC inside DW carry-look-ahead-select	DesignWare
csa ^b	MC inside DW carry-select	DesignWare
fastcla ^b	MC inside DW fast carry-look-ahead	DesignWare
pprefix ^b	MC-inside-DW flexible parallel-prefix	DesignWare
pparch ^c	Delay-optimized flexible parallel-prefix	DesignWare



- a. During synthesis, Design Compiler will select the appropriate architecture for your constraints. However, you may force Design Compiler to use one of the architectures described in this table. For more details, please refer to the *DesignWare Building Block IP User Guide*.
- b. This architecture is specially generated using Module Compiler technology. It is normally used as a replacement for, rather than in conjunction with, the HDL architectures available for the same DesignWare part. To use this architecture during synthesis, the dc_shell-t variable 'dw_prefer_mc_inside' must be set to 'true.' From the DC 2004.12 release onward, the MC architectures are not available by default. For more information, refer to the *DesignWare Building Block IP Users Guide*.
- c. This delay-optimized parallel-prefix architecture is generated using Datapath generator technology DW "gensh." This is ON by default in the Design Compiler flow. The DC variable 'synlib_enable_dpgen' must be set to 'true' (the default) to make use of this Datapath technology.

DW_inc_gray Gray Incrementer



DW_inc_gray Gray Incrementer

- Parameterized word length
- Inferable using a function call




Table 1: Pin Description

Pin Name	Width	Direction	Function
a	width bit(s)	Input	Gray coded input data
ci	1 bit	Input	Carry-in
Z	width bit(s)	Output	Gray coded output data

Table 2: Parameter Description

Parameter	Values	Description
width	≥1	Input word length


Table 3: Synthesis Implementations^a

Implementation Name	Function	License Feature Required
rpl	Ripple-carry synthesis model	DesignWare
cla	Carry-lookahead synthesis model	DesignWare





- Parameterized word length
- Unsigned and signed (two's-complement) data operation



Pin Name	Width	Direction	Function
А	A_width bit(s)	Input	Multiplier
В	<i>B_width</i> bit(s)	Input	Multiplicand
С	$A_width + B_width$ bit(s)	Input	Addend
TC	1 bit	Input	Two's complement control 0 = unsigned 1 = signed
MAC	$A_width + B_width$ bit(s)	Output	MAC result $(A \times B + C)$

Table 1: Pin Description


Table 2: Parameter Description

Parameter	Values	Description
A_width	≥ 1	Word length of A
B_width	≥ 1	Word length of B

Table 3: Synthesis Implementations^a

Implementation Name	Function	License Feature Required
acsmult	Area-optimized flexible synthesis model	DesignWare
csa	Carry-save array synthesis model	DesignWare
csmult	Delay-optimized flexible synthesis model	DesignWare
wall	Booth-recoded Wallace tree synthesis model	DesignWare
pparch ^b	Delay-optimized flexible Booth Wallace	DesignWare
apparch ^b	Area-optimized flexible Booth Wallace	DesignWare


DW02_mac Multiplier-Accumulator



- a. During synthesis, Design Compiler will select the appropriate architecture for your constraints. However, you may force Design Compiler to use one of the architectures described in this table. For more details, please refer to the *DesignWare Building Block IP User Guide*.
- b. This area and delay-optimized Booth Wallace architecture is generated using Datapath generator technology DW "gensh." This is ON by default in Design Compiler flow. The DC variable 'synlib_enable_dpgen' must be set to 'true' (the default) to make use of this Datapath technology.

value

index



а

tc

min_max



DW_minmax

Minimum/Maximum Value

- Parameterized number of inputs
- Parameterized word length
- Unsigned and signed (two's complement) data operation
- Dynamically selectable mode (minimum or maximum)
- Additional output gives an index of the minimum or maximum input
- Inferable using a function call

Pin Name	Width	Direction	Function
a	<i>num_inputs</i> \times <i>width</i> bit(s)	Input	Concatenated input data
tc	1 bit	Input	Two's complement control
min_max	1 bit	Input	Minimum/maximum control
			0 = minimum (a) 1 = maximum (a)
value	width bit(s)	Output	Minimum/maximum value
index	ceil(log ₂ [<i>num_inputs</i>]) bit(s)	Output	Index of minimum/maximum input

Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Description
width	≥ 1	Input word length
num_inputs	≥ 2	Number of inputs
	Default: 2	

Table 3: Synthesis Implementations^a


Implementation Name	Function	License Feature Required
cla	Carry-lookahead tree synthesis model	DesignWare
clas	Carry-lookahead/select tree synthesis model	DesignWare

DW02_mult Multiplier

DW02_mult

Multiplier

- Parameterized word length
- Unsigned and signed (two's-complement) data operation



Pin Name	Width	Direction	Function
А	<i>A_width</i> bit(s)	Input	Multiplier
В	<i>B_width</i> bit(s)	Input	Multiplicand
TC	1 bit	Input	Two's complement control
			0 = unsigned 1 = signed
PRODUCT	$A_width + B_width$ bit(s)	Output	Product $A \times B$


Table 1: Pin Description


Table 2: Parameter Description

Parameter	Values	Description
A_width	≥1	Word length of A
B_width	≥1	Word length of B

Table 3: Synthesis Implementations^a

Implementation Name	Function	License Feature Required
csa	Carry-save array synthesis model	none
nbw	Either a non-Booth ($A_width+B_width \le 41$) or a Booth Wallace-tree ($A_width+B_width > 41$) synthesis model ^b	DesignWare
wall	Booth-recoded Wallace-tree synthesis model ^c	DesignWare
mcarch ^{de}	MC-inside-DW Wallace-tree	DesignWare
csmult ^{de}	MC-inside-DW flexible Booth Wallace	DesignWare
pparch ^f	Delay-optimized flexible Booth Wallace	DesignWare






- a. During synthesis, Design Compiler will select the appropriate architecture for your constraints. However, you may force Design Compiler to use one of the architectures described in this table. For more details, please refer to the *DesignWare Building Block IP User Guide*.
- b. In cases where $A_width+B_width \leq 41$, the nbw implementation generates a non-Booth recoded Wallace-tree multiplier. For multipliers having products larger than 41 bits (such as, $A_width+B_width > 41$) the nbw implementation produces a Booth-recoded multiplier identical to the wall implementation.
- c. In most cases, the wall implementation generates faster and smaller circuits for medium- to large-sized multipliers.
- d. Automatically selects Booth-recoding or non-Booth-recoding, depending on constraints.
- e. This architecture is specially generated using Module Compiler technology. It is normally used as a replacement for, rather than in conjunction with, the HDL architectures available for the same DesignWare part. To use this architecture during synthesis, the dc_shell-t variable dw_prefer_mc_inside must be set to 'true'. From the DC 2004.12 release onward, the MC architectures are not available by default. For more information, refer to the *DesignWare Building Block IP Users Guide*.
- f. This delay-optimized Booth Wallace architecture is generated using Datapath generator technology DW "gensh." This is ON by default in Design Compiler flow. The DC variable 'synlib_enable_dpgen' must be set to 'true' (the default) to make use of this Datapath technology.


DW02_multp

Partial Product Multiplier



Partial Product Multiplier

- Parameterized word lengths
- Parameterized sign extension of partial product outputs for use in summing products
- Unsigned and signed (two's-complement) data operation



Arith

Pin Name	Width	Direction	Function
a	<i>a_width</i> bit(s)	Input	Multiplier
b	<i>b_width</i> bit(s)	Input	Multiplicand
tc	1 bit	Input	Two's complement
			0 = unsigned 1 = signed
out0	<i>out_width</i> bit(s)	Output	Partial product of $(a \times b)$
out1	<i>out_width</i> bit(s)	Output	Partial product of $(a \times b)$


Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Description
a_width	≥1	Word length of a
b_width	≥1	Word length of b
out_width	$\geq a_width + b_width + 2$	Word length of out0 and out1

Table 3: Synthesis Implementations^a


Implementation Name	Function	License Feature Required
wall	Booth-recoded Wallace tree synthesis model ^b	DesignWare
nbw	Either a non-Booth ($A_width+B_width \leq 41$) or a Booth Wallace-tree ($A_width+B_width > 41$) synthesis model ^c	DesignWare



DW02_multp Partial Product Multiplier

- b. In most cases, the wall implementation generates both faster and smaller circuits for medium- to large-sized multipliers.
- c. In cases where $A_width+B_width \leq 41$, the nbw implementation generates a non-Booth recoded Wallace-tree multiplier. For multipliers having products larger than 41 bits (such as, $A_width+B_width > 41$) the nbw implementation produces a Booth-recoded multiplier identical to the wall implementation.


DW02_mult_2_stage Two-Stage Pipelined Multiplier



DW02_mult_2_stage

Two-Stage Pipelined Multiplier

- Parameterized word length
- Unsigned and signed (two's-complement) data operation
- Two-stage pipelined architecture
- Automatic pipeline retiming
- Inferable from Behavioral Compiler



Pin Name	Width	Direction	Function
А	<i>A_width</i> bit(s)	Input	Multiplier
В	<i>B_width</i> bit(s)	Input	Multiplicand
TC	1 bit	Input	Two's complement control
			0 = unsigned 1 = signed
CLK	1 bit	Input	Clock
PRODUCT	$A_width + B_width$ bit(s)	Output	Product $(A \times B)$


Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Description
A_width	21	Word length of A
B_width	≥ 1 (For csa architecture: $A_width + B_width \leq 48$)	Word length of B

Table 3: Synthesis Implementations^a


Implementation Name	Function	License Feature Required
csa ^b	Carry-save array synthesis model	DesignWare
str	Booth-recoded Wallace-tree synthesis model	DesignWare



b. The csa implementation is only valid when the sum of A_width and $B_width \leq 48$ bits, as it has no area benefit beyond 48 bits.

Arith

DW02 mult 3 stage



Three-Stage Pipelined Multiplier

DW02_mult_3_stage

Three-Stage Pipelined Multiplier

- Parameterized word length
- Unsigned and signed (two's-complement) data operation
- Three-stage pipelined architecture
- Automatic pipeline retiming
- Inferable from Behavioral Compiler




Table 1: Pin Description

Pin Name	Width	Direction	Function
А	A_width bit(s)	Input	Multiplier
В	<i>B_width</i> bit(s)	Input	Multiplicand
TC	1 bit	Input	Two's complement control
			0 = unsigned 1 = signed
CLK	1 bit	Input	Clock
PRODUCT	$A_width + B_width$ bit(s)	Output	Product $(A \times B)$

Table 2: Parameter Description


Parameter	Values	Description
A_width	≥1	Word length of A
B_width	≥ 1 (For csa architecture: $A_width + B_width \leq 48$)	Word length of B

Table 3: Synthesis Implementations^a

Implementation Name	Function	License Feature Required
csa ^b	Carry-save array synthesis model	DesignWare
str	Booth-recoded Wallace-tree synthesis model	DesignWare

a. During synthesis, Design Compiler will select the appropriate architecture for your constraints. However, you may force Design Compiler to use one of the architectures described in this table. For more details, please refer to the DesignWare Building Block IP User Guide.

b. The csa implementation is only valid when the sum of A_width and B_width ≤ 48 bits, as it has no area benefit beyond 48 bits.





DW02_mult_4_stage

Four-Stage Pipelined Multiplier

- Parameterized word length
- Unsigned and signed (two's-complement) data operation
- Four-stage pipelined architecture
- Automatic pipeline retiming
- Inferable from Behavioral Compiler




Table 1: Pin Description

Pin Name	Width	Direction	Function
А	A_width bit(s)	Input	Multiplier
В	<i>B_width</i> bit(s)	Input	Multiplicand
TC	1 bit	Input	Two's complement control
			0 = unsigned 1 = signed
CLK	1 bit	Input	Clock
PRODUCT	$A_width + B_width$ bit(s)	Output	Product $(A \times B)$

Table 2: Parameter Description

Parameter	Values	Description
A_width	≥1	Word length of A
B_width	≥ 1 (For csa architecture: $A_width + B_width \leq 48$)	Word length of B


Table 3: Synthesis Implementations^a

Implementation Name	Function	License Feature Required	
csa ^b	Carry-save array synthesis model	DesignWare	
str	Booth-recoded Wallace-tree synthesis model	DesignWare	

a. During synthesis, Design Compiler will select the appropriate architecture for your constraints. However, you may force Design Compiler to use one of the architectures described in this table. For more details, please refer to the *DesignWare Building Block IP User Guide*.

b. The csa implementation is only valid when the sum of A_width and $B_width \leq 48$ bits, as it has no area benefit beyond 48 bits.


DW02_mult_5_stage Five-Stage Pipelined Multiplier



DW02_mult_5_stage

Five-Stage Pipelined Multiplier

- Parameterized word length
- Unsigned and signed (two's-complement) data operation
- Five-stage pipelined architecture
- Automatic pipeline retiming
- Inferable from Behavioral Compiler



Pin Name	Width	Direction	Function
А	A_width bit(s)	Input	Multiplier
В	<i>B_width</i> bit(s)	Input	Multiplicand
TC	1 bit	Input	Two's complement
			0 = unsigned 1 = signed
CLK	1 bit	Input	Clock
PRODUCT	$A_width + B_width$ bit(s)	Output	Product $(A \times B)$


Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Description
A_width	≥1	Word length of A
B_width	≥ 1 (For csa architecture: $A_width + B_width \leq 48$)	Word length of B

Table 3: Synthesis Implementations^a

Implementation Name	Function	License Feature Required
csa ^b	Carry-save array synthesis model	DesignWare
str	Booth-recoded Wallace-tree synthesis model	DesignWare



b. The csa implementation is only valid when the sum of A_width and $B_width \leq 48$ bits, as it has no area benefit beyond 48 bits.

Arith


DW02_mult_6_stage

Six-Stage Pipelined Multiplier

DW02_mult_6_stage

Six-Stage Pipelined Multiplier

- Parameterized word length
- Unsigned and signed (two's-complement) data operation
- Six-stage pipelined architecture
- Automatic pipeline retiming
- Inferable from Behavioral Compiler



Pin Name	Width	Direction	Function
А	A_width bit(s)	Input	Multiplier
В	<i>B_width</i> bit(s)	Input	Multiplicand
TC	1 bit	Input	Two's complement
			0 = unsigned 1 = signed
CLK	1 bit	Input	Clock
PRODUCT	$A_width + B_width$ bit(s)	Output	Product $(A \times B)$


Table 1: Pin Description


Table 2: Parameter Description

Parameter	Values	Description
A_width	≥1	Word length of A
B_width	≥ 1 (For csa architecture: $A_width + B_width \leq 48$)	Word length of B

Table 3: Synthesis Implementations^a

Implementation Name Function		License Feature Required
csa ^b	Carry-save array synthesis model	DesignWare
str	Booth-recoded Wallace-tree synthesis model	DesignWare





b. The csa implementation is only valid when the sum of A_width and $B_width \leq 48$ bits, as it has no area benefit beyond 48 bits.

Arith


DW_mult_dx Duplex Multiplier

Arith

DW_mult_dx

Duplex Multiplier

- Selectable single full-width multiplier (simplex) or two parallel smaller-width multiplier (duplex) operations
- Area and delay are similar to those of the DW02_mult wallace architecture
- Selectable number system (unsigned or two's complement)
- Parameterized full word width
- Parameterized partial word width (allowing for asymmetric partial width operations)



Pin Name	Width	Direction	Function
a	width bit(s)	Input	Input data
b	width bit(s)	Input	Input data
tc	1 bit	Input	Two's complement control
dplx	1 bit	Input	Duplex mode select, active high
product	width \times 2 bit(s)	Output	Product(s)

Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Description
width	$\geq 4^a$	Word width of a and b
p1_width	2 to width-2 ^b	Word width of Part1 of duplex multiplier

a. Due to the limitation of memory addressing ranges of the computer operating system, there is an upper limit for parameter *width*.

b. For the best performance of DW_mult_dx, *p1_width* should be set in the range [*width*/2, *width*-2].

Implementation Name	Function	License Feature Required
wall	Booth-recoded Wallace-tree synthesis model	DesignWare


Table 3: Synthesis Implementations



DW_mult_pipe

Stallable Pipelined multiplier

- Parameterized word length
- Unsigned and signed (two's complement) pipelined multiplication
- Parameterized number of pipeline stages
- Parameterized stall mode (stallable or non-stallable) •
- Parameterized reset mode (no reset, asynchronous or synchronous reset)
- Automatic pipeline retiming




N
\leq
S
\leq
Ŧ
۳.
es
za
l R
Ы
e
=
σ

Pin Name	Width	Direction	Function
clk	1 bit	Input	Input clock
rst_n	1 bit	Input	Reset, active-low (not used if parameter rst_mode=0)
en	1 bit	Input	Load enable (used only if parameter stall_mode=1)
			$0 = \text{stall} \\ 1 = \text{load}$
tc	1 bit	Input	Two's complement control:
			0 = unsigned 1 = signed
a	<i>a_width</i> bit(s)	Input	Multiplier
b	<i>b_width</i> bit(s)	Input	Multiplicand
product	<i>a_width+b_width</i> bit(s)	Output	Product $a \times b$

Table 1: Pin Description

DW_	_mult_	pipe	
Stall	able P	ipelined	multiplier




Parameter	Values	Description
a_width	≥1	Word length of a
	Default: None	
b_width	≥1	Word length of b
	Default: None	
num_stages	≥ 2	Number of pipeline stages
	Default: 2	
stall_mode	0 or 1	Stall mode
	Default: 1	0 = non-stallable 1 = stallable
rst_mode	0 to 2	Reset mode
	Default: 1	0 = no reset 1 = asynchronous reset 2 = synchronous reset

Table 2: Parameter Description

Table 3: Synthesis Implementations

Implementation Name	Implementation	License Feature Required
str ^a	Pipelined str synthesis model	DesignWare


a. One of csa, wall or nbw implementation is selected based on the constraints of the design.





DW02_prod_sum Generalized Sum of Products

- Parameterized number of inputs
- Parameterized word length



Pin Name	Width	Direction	Function
А	$A_width \times num_inputs$ bit(s)	Input	Concatenated input data
В	$B_width \times num_inputs$ bit(s)	Input	Concatenated input data
TC	1 bit	Input	Two's complement
			0 = unsigned 1 = signed
SUM	<i>SUM_width</i> bit(s)	Output	Sum of products

Table 1: Pin Description

able 2: Parameter Description
able 2: Parameter Description

Parameter	Values	Description
A_width	≥1	Word length of A
B_width	$\geq 1^a$	Word length of B
num_inputs	≥ 1	Number of inputs
SUM_width	≥1	Word length of SUM

a. For nbw implementation, $A_width+B_width \leq 36$. Due to concern of implementation selection run time, a limitation is set for A_width and B_width .

Table 3: Synthesis Implementations

Implementation	Function	License Feature Required
csa	Carry-save array synthesis model	DesignWare
wall	Booth-recoded Wallace-tree synthesis model ^b	DesignWare
nbw	Either a non-Booth $(A_width+B_width \le 41)$ or a Booth Wallace-tree $(A_width+B_width > 41)$ synthesis model ^c	DesignWare
mcarch ^{de}	MC-inside-DW Wallace-tree	DesignWare
csmult ^{de}	MC-inside-DW flexible Booth Wallace	DesignWare




Table 0. Oynthesis implementations				
Implementation	lementation Function License			
pparch ^f	Delay-optimized flexible Booth Wallace	DesignWare		
aparch ^f	Area-optimized flexible Booth Wallace	DesignWare		


Table 3: Synthesis Implementations^a

- b. In most cases the wall implementation generates both faster and smaller circuits for medium- to large-sized multipliers.
- c. In cases where $A_width+B_width \leq 41$, the nbw implementation generates a non-Booth recoded Wallace-tree multiplier. For multipliers having products larger than 41 bits (such as, $A_width+B_width > 41$) the nbw implementation produces a Booth-recoded multiplier identical to the wall implementation.
- d. Automatically chooses Booth-recoded or non-Booth-recoded architectures, depending on constraints.
- e. This architecture is specially generated using Module Compiler technology. It is normally used as a replacement for, rather than in conjunction with, the HDL architectures available for the same DesignWare part. To use this architecture during synthesis, the dc_shell-t variable dw_prefer_mc_inside must be set to 'true'. From the DC 2004.12 release onward, the MC architectures are not available by default. For more information, refer to the *DesignWare Building Block IP Users Guide*.
- f. This area and delay-optimized Booth Wallace architecture is generated using Datapath generator technology DW "gensh." This is ON by default in Design Compiler flow. The DC variable 'synlib_enable_dpgen' must be set to 'true' (the default) to make use of this Datapath technology.



DW02_prod_sum1 Multiplier-Adder

- Parameterized number of inputs
- Parameterized word length




Pin Name	Width	Direction	Function
А	A_width bit(s)	Input	Input data
В	<i>B_width</i> bit(s)	Input	Input data
С	<i>SUM_width</i> bit(s)	Input	Input data
ТС	1 bit	Input	Two's complement 0 = unsigned 1 = signed
SUM	<i>SUM_width</i> bit(s)	Output	Sum of products

Table 1: Pin Description

Parameter	Values	Description
A_width	≥ 1	Word length of A
B_width	$\geq 1^a$	Word length of B
SUM_width	≥1	Word length of C and output SUM

a. For nbw implementation, $A_width+B_width \leq 36$. Due to concern of implementation selection run time, a limitation is set for A_width and B_width .

Implementation Name	Function	License Feature Required
csa	Carry-save array synthesis model	DesignWare
wall	Booth-recoded Wallace-tree synthesis model ^b	DesignWare
nbw	Either a non-Booth ($A_width+B_width \le 41$) or a Booth Wallace-tree ($A_width+B_width > 41$) synthesis model ^c	DesignWare




- a. During synthesis, Design Compiler will select the appropriate architecture for your constraints. However, you may force Design Compiler to use one of the architectures described in this table. For more details, please refer to the *DesignWare Building Block IP User Guide*.
- b. In most cases, the wall implementation generates both faster and smaller circuits for medium- to large-sized multipliers.
- c. In cases where $A_width+B_width \leq 41$, the nbw implementation generates a non-Booth recoded Wallace-tree multiplier. For multipliers having products larger than 41 bits (such as, $A_width+B_width > 41$) the nbw implementation produces a Booth-recoded multiplier identical to the wall implementation.



DW_prod_sum_pipe

Stallable Pipelined Generalized Sum of Products

- Parameterized word length
- Unsigned and signed (two's complement) data operation
- Parameterized number of pipeline stages
- Parameterized stall mode (stallable or non-stallable)
- Parameterized reset mode (no reset, asynchronous or synchronous reset)
- Automatic pipeline retiming




ļ	-	— eı —>cl	า k		
ļ					

Pin Name	Width	Direction	Function
clk	1 bit	Input	Input clock
rst_n	1 bit	Input	Reset, active-low (not used if parameter rst_mode=0)
en	1 bit	Input	Load enable (used only if parameter stall_mode=1)
			0 = stall 1 = load
tc	1 bit	Input	Two's complement control
			0 = unsigned 1 = signed
a	$a_width \times num_inputs$ bit(s)	Input	Concatenated input data vector
b	$b_width \times num_inputs$ bit(s)	Input	Concatenated input data vector
sum	<i>sum_width</i> bit(s)	Output	Pipelined data summation

Table 1: Pin Description

DW_prod_sum_pipe	
Stallable Pipelined Generalized Sum of Products	



Parameter	Values	Description
a_width	≥1	Word length of a
	Default: None	
b_width	≥1	Word length of b
	Default: None	
num_inputs	>1	Number of inputs
	Default: 2	
num_stages	≥ 2	Number of pipeline stages
	Default: 2	
stall_mode	0 or 1	Stall mode
	Default: 1	0 = non-stallable
		1 = stallable
rst_mode	0 to 2	Reset mode
	Default: 1	0 = no reset
		1 = asynchronous reset
		2 = synchronous reset
sum_width	≥ 1	Word length of sum
	Default: None	

 Table 2: Parameter Description

Table 3: Synthesis Implementations

Implementation Name Implementation		License Feature Required
str ^a	Pipelined str synthesis model	DesignWare

a. One of csa, wall or nbw implementation is selected based on the constraints of the design.

din


tc

rnd

sat

dout

ov





DW01_satrnd

Arithmetic Saturation and Rounding Logic

- Parameterized word length
- Dynamically or statically configurable
- Arithmetic saturation (clipping) or wrap-around for MSB truncation
- Round to nearest logic for LSB truncation
- Signed and unsigned data operation

Pin Name	Width	Direction	Function	
din	<i>width</i> bit(s)	Input	Input data	
tc	1 bit	Input	Two's complement control	
			0 = unsigned 1 = signed	
sat	1 bit	Input	Saturation enable	
			0 = no saturation 1 = enable saturation	
rnd	1 bit	Input	Rounding enable	
			0 = no rounding 1 = enable rounding	
ov	1 bit	Output	Overflow status	
dout	$msb_out - lsb_out + l bit(s)$	Output	Output data	

Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Description
width	≥ 2	Word length of din
	Default: 16	
msb_out	$width-1 \ge msb_out > lsb_out$	dout MSB position after
	Default: 15	truncation of din MSBs
lsb_out	$msb_out > lsb_out \ge 0$	dout LSB position after
	Default: 0	truncation of din LSBs

DW01_satrnd Arithmetic Saturation and Rounding Logic





Table 3: Synthesis Implementations

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare






DW_shifter

Combined Arithmetic and Barrel Shifter

- Dynamically selectable arithmetic or barrel shift mode
- Parameterized input control (inverted and non-inverted logic)
- Parameterized padded logic value control (for arithmetic shift only)
- Parameterized data and shift coefficient word lengths
- Inferable using a function call (support for inv_mode = 0 only)



Ž
N
S
Æ
5
es.
Ő
<u> </u>
B
Б
e
ι Φ
—
Π

Pin Name	Width	Direction	Function
data_in	<i>data_width</i> bit(s)	Input	Input data
data_tc	1 bit	Input	Two's complement control on data_in
			0 = unsigned data_in 1 = signed data_in
sh	<i>sh_width</i> bit(s)	Input	Shift control
sh_tc	1 bit	Input	Two's complement control on sh
			0 = unsigned sh 1 = signed sh
sh_mode	1 bit	Input	Arithmetic or barrel shift mode
			0 = barrel shift mode 1 = arithmetic shift mode
data_out	<i>data_width</i> bit(s)	Output	Output data


Table 1: Pin Description

Table 2:	Parameter Description
----------	-----------------------


Parameter	Values	Description
data_width	≥2	Word length of data_in and data_out
sh_width	1 to $(\text{ceil}(\log_2[data_width]) + 1)$	Word length of sh
inv_mode	0 to 3	logic mode
	Default: 0	0 = normal input, 0 padding in output; 1 = normal input, 1 padding in output;
		2 = inverted input ^a ,0 padding in output; 3 = inverted input, 1 padding in output

a. Inverted input refers to sh, sh_tc, and data_tc pins only.

DW_shifter Combined Arithmetic and Barrel Shifter



Implementation Name	Function	License Feature Required
mx2	Implement using 2:1 multiplexers only	DesignWare
mx2i	Implement using 2:1 inverting multiplexers and 2:1 multiplexers	DesignWare
mx4	Implement using 4:1 and 2:1 multiplexers	DesignWare
mx8	Implement using 8:1, 4:1, and 2:1 multiplexers	DesignWare





DW_square Integer Squarer

- Parameterized word length
- Unsigned and signed (two's complement) data operation




Table 1: Pin Description

Pin Name	Width	Direction	Function
a	width bit(s)	Input	Input data
tc	1 bit	Input	Two's complement control
			0 = unsigned 1 = signed
square	$2 \times width bit(s)$	Output	Product of $(a \times a)$

Table 2: Parameter Description

Parameter	Values	Description
width	≥1	Word length of a


Table 3: Synthesis Implementations^a

Implementation NameFunction		License Feature Required
wall	Wallace-tree synthesis model	DesignWare
mcarch ^{bc}	MC-inside-DW Wallace-tree	DesignWare
pparch ^d	Delay-optimized flexible Booth Wallace	DesignWare
apparch ^d	Area-optimized flexible Booth Wallace	DesignWare

a. During synthesis, Design Compiler will select the appropriate architecture for your constraints. However, you may force Design Compiler to use one of the architectures described in this table. For more details, please refer to the *DesignWare Building Block IP User Guide*.

b. Automatically chooses Booth-recoding or non-Booth-recoding architecture, depending on constraints.

DW_square Integer Squarer



- c. This architecture is specially generated using Module Compiler technology. It is normally used as a replacement for, rather than in conjunction with, the HDL architectures available for the same DesignWare part. To use this architecture during synthesis, the dc_shell-t variable dw_prefer_mc_inside must be set to 'true'. From the DC 2004.12 release onward, the MC architectures are not available by default. For more information, refer to the *DesignWare Building Block IP Users Guide*.
- d. These area and delay-optimized Booth Wallace architectures are generated using Datapath generator technology DW "gensh." This is ON by default in Design Compiler flow. The DC variable 'synlib_enable_dpgen' must be set to 'true' (the default) to make use of this Datapath technology.




DW_squarep Partial Product Integer Squarer

DW_squarep

Partial Product Integer Squarer

- Parameterized word lengths
- Unsigned and signed (two's-complement) data operation



Pin Name	Width	Direction	Function
a	width bit(s)	Input	Multiplier
tc	1 bit	Input	Two's complement control
			0 = unsigned 1 = signed
out0	$width \times 2 \\ bit(s)$	Output	Partial product of $a \times a$
out1	$width \times 2 \\ bit(s)$	Output	Partial product of $a \times a$

Table 2: Parameter Description

Parameter	Values	Description
width	≥1	Word length of signal a

Implementation Name	Function	License Feature Required
wall	Wallace-tree synthesis mode	DesignWare


DW_sqrt Combinational Square Root



DW_sqrt

Combinational Square Root

- Parameterized word length
- Unsigned and signed (two's complement) square root computation



Pin Name	Width	Direction	Function
а	<i>width</i> bit(s)	Input	Radicand
root	<pre>int([width+1]/2) bit(s)</pre>	Output	Square root

Table 2: Parameter Description

Parameter	Values	Description
width	≥ 2	Word length of a
tc_mode	0 or 1	Two's complement control
	Default: 0	0 = unsigned 1 = signed

Table 3: Synthesis Implementations^a

Implementation Name Function		License Feature Required
rpl	Restoring ripple-carry synthesis model	DesignWare
cla	Restoring carry-lookahead synthesis model	DesignWare

a. During synthesis, Design Compiler will select the appropriate architecture for your constraints. However, you may force Design Compiler to use one of the architectures described in this table. For more details, please refer to the *DesignWare Building Block IP User Guide*.






DW_sqrt_pipe

Stallable Pipelined square root

- Parameterized word length
- Unsigned and signed (two's complement) data operation
- Parameterized number of pipeline stages
- Parameterized stall mode (stallable or non-stallable)
- Parameterized reset mode (no reset, asynchronous or synchronous reset)
- Automatic pipeline retiming




Pin Name	Width	Direction	Function
clk	1 bit	Input	Input clock
rst_n	1 bit	Input	Reset, active-low (not used if parameter rst_mode=0)
en	1 bit	Input	Load enable (used only if parameter stall_mode=1)
			$\begin{array}{l} 0 = \text{stall} \\ 1 = \text{load} \end{array}$
a	<i>width</i> bit(s)	Input	Radicand
root	(width+1)/2 bit(s)	Output	Square root

Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Description
width	≥ 2	Word length of a
	Default: None	
num_stages	≥ 2	Number of pipeline stages
	Default: 2	
stall_mode	0 or 1	Stall mode
	Default: 1	0 = non-stallable 1 = stallable
rst_mode	0 to 2	Reset mode
	Default: 1	0 = no reset 1 = asynchronous reset 2 = synchronous reset)

DW_sqrt_pipe



Stallable Pipelined square root

Table 3: Synthesis Implementations


Implementation Name Implementation		License Feature Required
str ^a	Pipelined str synthesis model	DesignWare

a. One of rpl or cla implementation is selected based the constraints of the design.



DW01_sub Subtractor

- Parameterized word length
- Carry-in and carry-out signals



Pin Name	Width	Direction	Function
А	<i>width</i> bit(s)	Input	Input data
В	<i>width</i> bit(s)	Input	Input data
CI	1 bit	Input	Carry-in
DIFF	<i>width</i> bit(s)	Output	Difference of A –B –CI
СО	1 bit	Output	Carry-out

Table 1: Pin Description


Table 2: Parameter Description

Parameter	Values	Description
width	≥ 1	Word length of A, B, and DIFF

Table 3: Synthesis Implementations^a

Implementation Name	Function	License Feature Required
rpl	Ripple-carry synthesis model	none
cla	Carry-look-ahead synthesis model	none
bk	Brent-Kung synthesis model	DesignWare
clf	Fast carry-look-ahead synthesis model	DesignWare
csm ^b	Conditional-sum synthesis model	DesignWare
rpcs	Ripple-carry-select synthesis model	DesignWare
clsa ^c	MC-inside-DW carry-look-ahead-select	DesignWare
csa ^c	MC-inside-DW carry-select	DesignWare
fastcla ^c	MC-inside-DW fast carry-look-ahead	DesignWare
pprefix ^c	MC-inside-DW flexible parallel-prefix	DesignWare

DW01_sub Subtractor



Implementation NameFunction		License Feature Required	
pparch ^d	Delay-optimized flexible parallel-prefix	DesignWare	

Table 3: Synthesis Implementations^a

a. During synthesis, Design Compiler will select the appropriate architecture for your constraints. However, you may force Design Compiler to use one of the architectures described in this table. For more details, please refer to the *DesignWare Building Block IP User Guide*.

- b. The performance of the csm implementation is heavily dependent on the use of a high performance inverting 2-to-1 multiplexer in the technology library. In such libraries, the csm implementation exhibits a superior area-delay product. Although the csm implementation does not always surpass the delay performance of the clf implementation, it is much lower in area.
- c. This architecture is specially generated using Module Compiler technology. It is normally used as a replacement for, rather than in conjunction with, the HDL architectures available for the same DesignWare part. To use this architecture during synthesis, the dc_shell variable dw_prefer_mc_inside must be set to 'true'. From the DC 2004.12 release onward, the MC architectures are not available by default. For more information, refer to the *DesignWare Building Block IP Users Guide*.
- d. This delay-optimized parallel-prefix architecture is generated using Datapath generator technology DW "gensh." This is ON by default in the Design Compiler flow. The DC variable 'synlib_enable_dpgen' must be set to 'true' (the default) to make use of this Datapath technology.



- Parameterized number of inputs
- Parameterized word length
- Multiple synthesis implementations



Table 1:	Pin Descriptio	n

Pin Name	Width	Direction	Function
INPUT	$num_inputs \times input_width$ bit(s)	Input	Concatenated input data
SUM	<i>input_width</i> bit(s)	Output	Sum

Table 2: Parameter Description

Parameter	Values	Description
num_inputs	≥1	Number of inputs
input_width	≥ 1	Word length of inputs and sum


Table 3: Synthesis Implementations^a

Implementation Name	Function	License Feature Required
csa	Carry-save array synthesis model	DesignWare
clsa ^b	MC-inside-DW carry-look-ahead-select	DesignWare
fastcla ^b	MC-inside-DW fast carry-look-ahead	DesignWare
mccsa ^b	MC-inside-DW carry-select	DesignWare
pprefix ^b	MC-inside-DW flexible parallel-prefix	DesignWare
ripple ^b	MC-inside-DW ripple-carry	DesignWare
rpl	Ripple-carry synthesis model	DesignWare
wall	Wallace-tree synthesis model	DesignWare
pparch ^c	Delay-optimized flexible parallel-prefix	DesignWare
apparch ^c	Area-optimized flexible parallel-prefix	DesignWare

a. During synthesis, Design Compiler will select the appropriate architecture for your constraints. However, you may force Design Compiler to use one of the architectures described in this table. For more details, please refer to the DesignWare Building Block IP User Guide.

b. This architecture is specially generated using Module Compiler technology. It is normally used as a replacement for, rather than in conjunction with, the HDL architectures available for the same

DW02_sum Vector Adder




DesignWare part. To use this architecture during synthesis, the dc_shell-t variable dw_prefer_mc_inside must be set to 'true'. From the DC 2004.12 release onward, the MC architectures are not available by default. For more information, refer to the *DesignWare Building Block IP Users Guide*.

c. These area and delay-optimized parallel-prefix architectures are generated using Datapath generator technology DW "gensh." This is ON by default in the Design Compiler flow. The DC variable 'synlib_enable_dpgen' must be set to 'true' (the default) to make use of this Datapath technology.



• Parameterized word length



Pin Name	Width	Direction	Function
INPUT	<i>num_inputs</i> × <i>input_width</i> bit(s)	Input	Input vector
OUT0	<i>input_width</i> bit(s)	Output	Partial sum
OUT1	<i>input_width</i> bit(s)	Output	Partial sum

Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Description
num_inputs	≥1	Number of inputs
input_width	≥ 1	Word length of OUT0 and OUT1

Implementation Name	Function	License Feature Required
wallace	Wallace tree synthesis model	DesignWare



Datapath – Floating Point Overview

J Note-


The Floating Point IP are designed specifically for Module Compiler and do not work with Design Compiler.

The Floating Point components comprise a library of functions used to synthesize floating point computational circuits in high end ASICs. The functions mainly deal with arithmetic operations in floating point format, format conversions and comparison functions. The main features of this library are as follows:

- The format of the floating point numbers that determines the precision of the number that it represents is parametrizable. The user can select the precision based on either IEEE single or double precision, or custom format defined by you.
- The parameter range for exponents is from 3 to 31 bits.
- The parameter range for the significand or the fractional part of the floating point number is from 2 bits to 256 bits.
- The parameter range for integers is from 3 to 512 bits.
- Accuracy conforms to the definitions in the IEEE 754 Floating Point standard.

Download instructions for the Floating Point components can be found at the following web address:

http://www.synopsys.com/products/designware/dwest



DW_i2flt_fp

Integer-to-Floating Point Converter

(Module Compiler Only)

- The precision format is parameterizable for either IEEE single, double precision, or a user-defined custom format
- Exponents can range from 3 to 31 bits
- Significand or fractional part of the floating point number can range from 2 to 256 bits
- Accuracy conforms to IEEE 754 Floating Point standard




Table 1: Pin Description


Pin Name	Width	Direction	Function
А	3 to 512 bits	Input	Two's compliment integer number
Z	e+f+1 bits	Output	Floating point number
STATUS (optional)	8 bits	Output	Status flags
RND (optional)	3 bits	Input	Rounding mode

Table 2: Parameter Description

Parameter	Values	Description
e	3 to 31 bits	Word length of biased exponent of floating point number A
f	2 to 253 bits	Word length of fraction field of floating point number A
arch	0	Architecture implementation

Implementation Name	Function License Feature Re	
arch0	Synthesis model	DesignWare

DW_add_fp Floating Point Adder




DW_add_fp

Floating Point Adder

(Module Compiler Only)

- The precision format is parameterizable for either IEEE single, double precision, or a user-defined custom format
- Exponents can range from 3 to 31 bits
- Significand or fractional part of the floating point number can range from 2 to 256 bits
- Accuracy conforms to IEEE 754 Floating Point standard



Pin Name	Width	Direction	Function
А	e+f+1 bits	Input	Input data
В	e+f+1 bits	Input	Input data
Ζ	e+f+1 bits	Output	Sum of A + B
STATUS (optional)	8 bits	Output	Status flags
RND (optional)	3 bits	Input	Rounding mode


Table 1: Pin Description

Table 2:	Parameter Des	cription
----------	---------------	----------

Parameter	Values	Description
e	3 to 31 bits	Word length of biased exponent of floating point numbers A, B, and Z
f	2 to 253 bits	Word length of fraction field of floating point numbers A, B, and Z
arch ^a	0	Architecture implementation

a. The DW_add_fp component contains only one architecture, therefore the arch parameter should be set to 0.

Implementation Name	Function	License Feature Required
arch0	Synthesis model	DesignWare




DW_cmp_fp

Floating Point Comparator

(Module Compiler Only)

- The precision format is parameterizable for either IEEE single, double precision, or a user-defined custom format
- Exponents can range from 3 to 31 bits
- Significand or fractional part of the floating point number can range from 2 to 256 bits
- Accuracy conforms to IEEE 754 Floating Point standard



Pin Name	Width	Direction	Function
А	e+f+1 bits	Input	Floating point number
В	e+f+1 bits	Input	Floating point number
ALTB	1 bit	Output	High when A is less than B
AGTB	1 bit	Output	High when A is greater than B
AEQB	1 bit	Output	High when A is equal to B
Z0	e+f+1 bits	Output	Optional floating point output of e+f+1 bits
Z1	e+f+1 bits	Output	Optional floating point output of e+f+1 bits
STATUS0 (optional)	8 bits	Output	Status flags corresponding to Z0
STATUS1 (optional)	8 bits	Output	Status flags corresponding to Z1
MAX (optional)	1 bit	Input	Determines Min/Max operation of Z0 and Z1

Table 1: Pin Description


Table 2: Parameter Description

Parameter	Values	Description	
e	3 to 31 bits	Word length of biased exponent field of floating point number A	
f	2 to 253 bits	Word length of fraction field of floating point number A	
arch ^a	0	Architecture implementation	

a. This component contains only one architecture. Therefore, the arch parameter should be set to 0.

Implementation Name	Function	License Feature Required
arch0	Synthesis model	DesignWare

DW_div_fp Floating Point Divider




DW_div_fp

Floating Point Divider

(Module Compiler Only)

- The precision format is parameterizable for either IEEE single, double precision, or a user-defined custom format
- Exponents can range from 3 to 31 bits
- Significand and fractional part of the floating point number can range from 2 to 256 bits
- Accuracy conforms to IEEE 754 Floating Point standard



Pin Name	Width	Direction	Function
А	e+f+1 bits	Input	Dividend
В	e+f+1 bits	Input	Divisor
Z	e+f+1 bits	Output	Quotient of A/B
STATUS (optional)	8 bits	Output	Status flags
RND (optional)	3 bits	Input	Rounding mode

Table 1: Pin Description

Table 2: Parameter Description


Parameter	Values	Description
e	3 to 31 bits	Word length of biased exponent of floating point numbers A, B, and Z
f	2 to 253 bits	Word length of fraction field of floating point numbers A, B, and Z
arch	1, 2, and 3	Architecture implementation 1: MC_divider architecture 1, producing 1-bit per iteration 2: MC_divider ROM based architecture, producing 1-bit per iteration 3: MC_divider architecture 3, producing 2-bits per iteration Divider operands can be of any width for arch=1 and arch=3, but should be less than 10 bits for arch=2. For details, see divide() function of Module Compiler reference manual.

DW_div_fp Floating Point Divider



Implementation Name	Function	License Feature Required
arch0	Synthesis model	DesignWare

DW_mult_fp Floating Point Multiplier




DW_mult_fp

Floating Point Multiplier

(Module Compiler Only)

- The precision format is parameterizable for either IEEE single, double precision, or a user-defined custom format
- Exponents can range from 3 to 31 bits
- Significand or fractional part of the floating point number can range from 2 to 256 bits
- Accuracy conforms to IEEE 754 Floating Point standard



Pin Name	Width	Direction	Function
А	e+f+1 bits	Input	Multiplier
В	e+f+1 bits	Input	Multiplicand
Ζ	e+f+1 bits	Output	Product of $A \times B$
STATUS (optional)	8 bits	Output	Status flags
RND (optional)	3 bits	Input	Rounding mode


Table 1: Pin Description

Table 2:	Parameter	Description
----------	-----------	-------------

Parameter	Values	Description
е	3 to 31 bits	Word length of biased exponent of floating point numbers A, B, and Z
f	2 to 253 bits	Word length of fraction field of floating point numbers A, B, and Z
arch ^a	0	Architecture implementation

a. This component contains only one architecture, therfore the arch parameter should be set to 0.

Implementation Name	Function	License Feature Required
arch0	Synthesis model	DesignWare



DW_flt2i_fp

Floating Point-to-Integer Converter

(Module Compiler Only)

- The precision format is parameterizable for either IEEE single, double precision, or a user-defined custom format
- Exponents can range from 3 to 31 bits
- Significand or fractional part of the floating point number can range from 2 to 256 bits
- Accuracy conforms to IEEE 754 Floating Point standard




Table 1: Pin Description

Pin Name	Width	Direction	Function
А	e+f+1 bits	Input	Floating point number
Ζ	3 to 512 bits	Output	Two's complement integer number
STATUS (optional)	8 bits	Output	Status flags
RND (optional)	3 bits	Input	Rounding mode

Table 2: Parameter Description

Parameter	Values	Description
e	3 to 31 bits	Word length of biased exponent of floating point number A
f	2 to 253 bits	Word length of fraction field of floating point number A
arch ^a	0	Architecture implementation

a. This component contains only one architecture. Therefore, the arch parameter should be set to 0.

Table 3:	Synthesis	Implementations
----------	-----------	-----------------

Implementation Name	Function	License Feature Required
arch0	Synthesis model	DesignWare

Datapath – Sequential Overview




Datapath – Sequential Overview

This section documents the various Datapath - Sequential IP found in the DesignWare Building Block IP.



DW_div_seq Sequential Divider

- Parameterized word length
- Parameterized number of clock cycles
- Unsigned and signed (two's complement) data division
- Registered or un-registered inputs and outputs



Pin Name	Width	Direction	Function
clk	1 bit	Input	Clock
rst_n	1 bit	Input	Reset, active low
hold	1 bit	Input	Hold current operation (=1)
start	1 bit	Input	Start operation (=1). A new operation is started by setting start=1 for one clock cycle.
а	<i>a_width</i> bit(s)	Input	Dividend
b	<i>b_width</i> bit(s)	Input	Divisor
complete	1 bit	Output	Operation completed (=1)
divide_by_0	1 bit	Output	Indicates if b equals 0
quotient	<i>a_width</i> bit(s)	Output	Quotient
remainder	<i>b_width</i> bit(s)	Output	Remainder

Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Description
a_width	≥ 3	Word length of a
b_width	\geq 3 and $\leq a_width$	Word length of b
tc_mode	0 or 1	Two's complement control
	Default: 0	0 = unsigned 1 = two's complement
num_cyc	\geq 3 and $\leq a_width$ Default: 3	User-defined number of clock cycles to produce a valid result. The real number of clock cycles depends on various parameters.

DW_div_seq Sequential Divider




Table 2. Tarameter Description (Continued)		
Parameter	Values	Description
rst_mode	0 or 1	Reset mode
	Default: 0	0 = asynchronous reset 1 = synchronous reset
input_mode	0 or 1	Registered inputs
	Default: 1	0 = no 1 = yes
output_mode	0 or 1	Registered outputs
	Default: 1	0 = no 1 = yes
early_start	0 or 1	Computation start
	Default: 0	0 = start computation in the second cycle 1 = start computation in the first cycle

Table 2: Parameter Description (Continued)

Implementation	Function	License Feature Required
сра	Carry-propagate adder synthesis model	DesignWare

Sequential Multiplier


DW_mult_seq



DW_mult_seq Sequential Multiplier

• Parameterized word length

- Parameterized number of clock cycles
- Unsigned and signed (two's complement) data multiplication
- Registered or un-registered inputs and outputs.



_
D
2
~
_
10
0,
<
4
-
1
ų.
S
N
മ
σ
<u> </u>
σ

Pin Name	Width	Direction	Function
clk	1 bit	Input	Clock
rst_n	1 bit	Input	Reset, active low
hold	1 bit	Input	Hold current operation (=1)
start	1 bit	Input	Start operation (=1). A new operation is started again by making start=1 for one clock cycle.
a	<i>a_width</i> bit(s)	Input	Multiplier
b	<i>b_width</i> bit(s)	Input	Multiplicand
complete	1 bit	Output	Operation completed (=1)
product	$a_width + b_width$ bit(s)	Output	Product $a \times b$

Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Description
a_width	\geq 3 and $\leq b_width$	Word length of a
b_width	≥3	Word length of b
tc_mode	0 or 1	Two's complement control
	Default: 0	0 = unsigned 1 = two's complement
num_cyc	\geq 3 and $\leq a_width$ Default: 3	User-defined number of clock cycles to produce a valid result. The real number of clock cycles depends on various parameters.
rst_mode	0 or 1	Reset mode
	Default: 0	0 = asynchronous reset 1 = synchronous reset

DW_mult_seq Sequential Multiplier



Parameter	Values	Description
input_mode	0 or 1	Registered inputs
	Default: 1	$\begin{array}{l} 0 = no \\ 1 = yes \end{array}$
output_mode	0 or 1	Registered outputs
	Default: 1	$\begin{array}{l} 0 = no \\ 1 = yes \end{array}$
early_start	0 or 1	Computation start
	Default: 0	0 = start computation in the second cycle 1 = start computation in the first cycle

Implementation	Function	License Feature Required
сра	Carry-propagate adder synthesis model	DesignWare

DW_sqrt_seq Sequential Square Root

- Parameterized word length
- Parameterized number of clock cycles
- Unsigned and signed (two's complement) square roots
- Registered or un-registered inputs and outputs

Note that data input is taken as absolute value. Two's complement input is converted into unsigned magnitude. Output is unsigned (positive).

Pin Name	Width	Direction	Function
clk	1 bit	Input	Clock
rst_n	1 bit	Input	Reset, active low
hold	1 bit	Input	Hold current operation (=1)
start	1 bit	Input	Start operation (=1). A new operation is started by setting start=1 for one clock cycle.
a	width bit(s)	Input	Radicand
complete	1 bit	Output	Operation completed (=1)
root	(<i>width</i> +1)/2 bit(s)	Output	Square root


Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Description
width	≥ 6	Word length of a
tc_mode	0 or 1	Two's complement control
	Default: 0	0 = unsigned 1 = two's complement
num_cyc	\geq 3 and \leq width Default: 3	User-defined number of clock cycles to produce a valid result. The real number of clock cycles depends on various parameters.
rst_mode	0 or 1	Reset mode
	Default: 0	0 = asynchronous reset 1 = synchronous reset

Synopsys, Inc.





DW_sqrt_seq Sequential Square Root




	Table 2: Parameter Description (Continued)		
Parameter	Values	Description	
input_mode	0 or 1	Registered inputs	
	Default: 1	0 = no	
		1 = yes	
output_mode	0 or 1	Registered outputs	
	Default: 1	0 = no	
		1 = yes	
early_start	0 or 1	Computation start	
	Default: 0	0 = start computation in the second cycle 1 = start computation in the first cycle	

Table 2: Parameter Description (Continued)

Note that the num_cyc specification indicates the actual throughput of the device. That is, if a new input is driven before the num_cyc number of cycles are complete, the results are undetermined.

Implementation	Function	License Feature Required
сра	Carry-propagate adder synthesis model	DesignWare



Datapath - Trigonometric Overview

Datapath – Trigonometric Overview


The trigonometric IP, many of which are inferred, are applicable to ASIC or FPGA designs. These IP are high performance trigonometric implementations (based on a fast carry look-ahead architecture).

DW02_cos Combinational Cosine

DW02_cos Combinational Cosine

• Parameterized word length





Pin Name	Width	Direction	Function
А	<i>A_width</i> bit(s)	Input	Angle in binary
COS	<i>cos_width</i> bit(s)	Output	Cosine value of A

Table 2: Parameter Description

Parameter	Values	Description
A_width	2 to 34	Word length of A
cos_width	2 to 34	Word length of COS

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare



DW02_sin Combinational Sine

• Parameterized word length



Pin Name	Width	Direction	Function
А	A_width bit(s)	Input	Angle in binary
SIN	<i>sin_width</i> bit(s)	Output	Sine value of A


Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Description
A_width	2 to 34	Word length of A
sin_width	2 to 34	Word length of SIN


Implementation Name	Function	License Feature Required	
str	Synthesis model	DesignWare	

DW02_sincos Combinational Sine - Cosine



Combinational Sine - Cosine

• Parameterized word length



Pin Name	Width	Direction	Function
А	A_width bit(s)	Input	Angle in binary
SIN_COS	1 bit	Input	sine $(SIN_COS = 0)$ or cosine $(SIN_COS = 1)$
WAVE	<pre>wave_width bit(s)</pre>	Output	sine or cosine value of A


Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Function
A_width	2 to 34	Word length of A
wave_width	2 to 34	Word length of WAVE

Implementation Name	Function	License Feature Required	
str	Synthesis model	DesignWare	





Data Integrity

Data Integrity

This section documents the various DesignWare Building Block IP data integrity components.

DW crc p Universal Parallel (Combinational) CRC Generator/Checker



DW_crc_p

Universal Parallel (Combinational) CRC Generator/Checker

Output

- Parameterized arbitrary polynomial (up to 64-bit)
- Parameterized data width (up to 512 bits)
- Parameterized initial CRC value (all ones or all zeroes)
- Parameterized inversion of generated CRC
- Parameterized bit and byte ordering

poly_size bit(s)

crc_out

	data_in	crc_out	
	crc_in	crc_ok	

Provides the CRC check bits to be appended to the

input data to form a valid record (data_in and crc_in)

Pin Name Width Direction **Function** data_in *data_width* bit(s) Input Input data used for both generating and checking for valid CRC Input CRC value used to check a record (not used crc_in *poly_size* bit(s) Input when generating CRC from data_in) Indicates a correct residual CRC value, active high 1 bit Output crc ok

Table 1: **Pin Description**

Table 2: Parameter Description			
Parameter	Values	Description	
data_width	1 to 512 Default: 16	Width of data_in (i.e. the amount of data that CRC will be calculated upon)	
poly_size	2 to 64 Default: 16	Size of the CRC polynomial and thus the width of crc_in and crc_out	
crc_cfg	0 to 7 Default: 7	CRC initialization and insertion configuration	
bit_order	0 to 3 Default: 3	Bit and byte order configuration	
poly_coef0	1 to 65535 ^a Default: 4129 ^b	Polynomial coefficients 0 through 15	
poly_coef1	0 to 65535 Default: 0	Polynomial coefficients 16 through 31	



Table 2: Parameter Description (Continued)

Parameter	Values	Description
poly_coef2	0 to 65535	Polynomial coefficients 32 through 47
	Default: 0	
poly_coef3	0 to 65535	Polynomial coefficients 48 through 63
	Default: 0	

a. poly_coef0 must be an odd number (since all primitive polynomials include the coefficient 1, which is equivalent to X^0).

b. CCITT-CRC16 polynomial is X16 + X12 + X5 + 1, thus poly_coef0 = 212 + 25 + 1 = 4129.

Table 3: Synthesis Implementations

Implementation Name	Implementation	License Feature Required
str	Synthesis model	DesignWare



DW_crc_s

Universal Synchronous (Clocked) CRC Generator/Checker

- Parameterized arbitrary polynomial (up to 64-bit)
- Parameterized data width (up to polynomial size)
- Parameterized register initialization (all ones or all zeroes)
- Parameterized inverted insertion of generated CRC
- Parameterized bit and byte ordering
- Loadable CRC value for use in context switching of interspersed blocks

	data_in	data_out	
	init_n	draining	
	ld_crc_n	drain_done	
	crc_in	crc_ok	
	drain	ore out	
	enable	crc_out	
	> clk	rst_n	

Pin Name	Width	Direction	Function
clk	1 bit	Input	Clock input
rst_n	1 bit	Input	Asynchronous reset input, active low
init_n	1 bit	Input	Synchronous initialization control input, active low
enable	1 bit	Input	Enable control input for all operations (other than reset and initialization), active high
drain	1 bit	Input	Drains control input, active high
ld_crc_n	1 bit	Input	Synchronous CRC register load control input, active low
data_in	<i>data_width</i> bit(s)	Input	Input data
crc_in	<i>poly_size</i> bit(s)	Input	Input CRC value (to be loaded into the CRC register as commanded by the ld_crc_n control input)
draining	1 bit	Output	Indicates that the CRC register is draining (inserting the CRC into the data stream)
drain_done	1 bit	Output	Indicates that the CRC register has finished draining
crc_ok	1 bit	Output	Indicates a correct residual CRC value, active high
data_out	<i>data_width</i> bit(s)	Output	Output data
crc_out	<i>poly_size</i> bit(s)	Output	Provides constant monitoring of the CRC register

Table 1: Pin Description



DW_crc_s Universal Synchronous (Clocked) CRC Generator/Checker

Parameter	Values	Description
data_width	1 to <i>poly_size</i> ^a	Width of data_in and data_out (also the number of bits per clock)
	Default: 16	
poly_size	2 to 64	Size of the CRC polynomial
	Default: 16	
crc_cfg	0 to 7	CRC initialization and insertion configuration
	Default: 7	
bit_order	0 to 3	Bit and byte order configuration
	Default: 3	
poly_coef0	1 to 65535 ^b	Polynomial coefficients 0 through 15
	Default: 4129 ^c	
poly_coef1	0 to 65535	Polynomial coefficients 16 through 31
	Default: 0	
poly_coef2	0 to 65535	Polynomial coefficients 32 through 47
	Default: 0	
poly_coef3	0 to 65535	Polynomial coefficients 48 through 63
	Default: 0	

a. The *data_width* value must be chosen such that *poly_size* is a multiple of *data_width*.

- b. The *poly_coef0* value must be an odd number (since all primitive polynomials include the coefficient 1, which is equivalent to X⁰).
- c. CCITT-CRC16 polynomial is $X^{16} + X^{12} + X^5 + 1$, thus poly_coef0 = $2^{12} + 2^5 + 1 = 4129$.

Implementation Name	Implementation	License Feature Required
str	Synthesis model	DesignWare

DW_ecc Error Checking and Correction




DW_ecc

Error Checking and Correction

- Parameterized word width
- Generates check bits for new data written, and corrects corrupt data for read and read-modify-write cycles
- Supports scrubbing
- Flags to indicate if an error was detected, and if the error is not correctable
- Flow-through architecture for speed and flexibility

• Error syndrome output for error logging					
	Table 1: Pin Description				
Pin Name	Width	Direction	Function		
gen	1 bit	Input	Suppresses correction in write mode (gen = 1) and generates check bits.		
			Enables correction when in read mode (gen = 0) and correct_n is asserted (low).		
correct_n	1 bit	Input	Enables correction of correctable words, active low		
datain	width bits	Input	Input data word to check (check mode), or data from which check bits are generated (generate mode)		
chkin	chkbits bits	Input	Check bits input for error analysis on read		
err_detect	1 bit	Output	Indicates that an error has been detected, active high. Location of error is specified by the error syndrome.		
err_multpl	1 bit	Output	Indicates that the error detected is a multiple-bit error and, therefore, uncorrectable		
dataout	width bits	Output	Output data. May be corrected if an error is detected and correct_n is asserted.		
chkout	chkbits bits	Output	When gen = 1, chkout contains the check bits generated from datain.		
			When $gen = 0$ and $synd_sel = 0$, chkout is the corrected or uncorrected data from chkin.		
			When gen = 0 and synd_sel= 1, chkout is the error syndrome value		








Table 2: Parameter Description

Parameter	Values	Description	
width	8 to 502	Width of input and output data buses	
chkbits	5 to 10	Width of check bits input and output buses, calculated from <i>width</i>	
synd_sel	0 or 1	Selects function of chkout when $gen = 0$.	
		If synd_sel = 0 and gen = 0 , then chkout is the corrected or uncorrected data from chkin.	
		If $synd_sel = 1$ and $gen = 0$, then chkout is the error syndrome value	

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare

DW04_par_gen Parity Generator and Checker

DW04_par_gen

Parity Generator and Checker

- Generates parity for given input data
- Supports even and odd parity, selectable via a parameter
- Supports variable word widths
- Inferable using a function call





Table 1: Pin Description

Pin Name	Width	Direction	Function
datain	width bit(s)	Input	Input data word to check or generate parity
parity	1 bit	Output	Generated parity

Table 2: Parameter Description

Parameter	Values ^a	Description
width	1 to 256	Defines the width of the input bus
par_type	0 or 1	Defines the type of parity

a. The upper bound of the legal range is a guideline to ensure reasonable compile times.

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare



Data Integrity - Coding Group Overview

Data Integrity – Coding Group Overview


The Coding Group consists of a set of IP that encode and/or decode data for use in data communications and data storage applications. Currently the 8B/10B coding scheme (used in standard data communication and networking protocols such as Gigabit Ethernet and Fiber Channel) is embodied in the Coding Group IP.

DW_8b10b_dec 8b10b Decoder

DW_8b10b_dec

8b10b Decoder

- Configurable data width
- Configurable simplified Special Character indicator flags (for protocols requiring only the K28.5 special character)
- Synchronous initialization of Running Disparity with design specified value
- All outputs registered



Pin Name	Width	Direction	Function
clk	1 bit	Input	Clock input
rst_n	1 bit	Input	Asynchronous reset input, active low
init_rd_n	1 bit	Input	Synchronous initialization control input, active low
init_rd_val	1 bit	Input	Value of initial Running Disparity
data_in	<i>bytes</i> \times 10 bit(s)	Input	Input 8b/10b data for decoding
error	1 bit	Output	Active high, error flag indicating the presence of any type of error (running disparity or coding) in the information currently decoded on data_out
rd	1 bit	Output	Current Running Disparity (after decoding data presented at data_in to data_out)
k_char	<i>bytes</i> bit(s)	Output	Special Character indicators (one indicator per decoded byte)
data_out	<i>bytes</i> \times 8 bit(s)	Output	Decoded output data
rd_err	1 bit	Output	Active high, error flag indicating the presence of one or more Running Disparity errors in the information currently decoded on data_out
code_err	1 bit	Output	Active high, error flag indicating the presence of a coding error in at least one byte of information currently decoded on data_out
enable	1 bit	Input	Enables register clocking

Table 1: Pin Description





Parameter	Values	Description	
bytes	1 to 16 Default: 2	Number of bytes to encode	
k28_5_only	0 or 1 Default: 0	Special Character subset control parameter 0 - for all special characters decoded, 1 - for only K28.5 decoded [when k_char = HIGH implies K28.5, all other special characters indicate an error]	
en_mode	0 or 1 Default: 0	 Enable control 0 - the enable input port is not connected (backward compatible with older components) 1 - when enable=0 the decoder is stalled 	
init_mode	0 or 1 Default: 0	 Initialization mode for running disparity 0 - during active init_rd_n input, delay init_rd_val one clock cycle before applying it to data_in input in calculating data_out (backward compatible with older components) 1 - during active init_rd_n input, directly apply init_rd_val to data_in input (with no clock cycle delay) in calculating data_out 	

Table 3:	Synthesis	Implementations
----------	-----------	-----------------


Implementation Name	Function	License Feature Required
rtl	Synthesis model	DesignWare

DW_8b10b_enc 8b10b Encoder

DW_8b10b_enc

8b10b Encoder

- Configurable data width
- Configurable simplified Special Character control (for protocols requiring only the K28.5 special character)
- Synchronous initialization of Running Disparity with design specified value
- All outputs registered



Pin Name	Width	Direction	Function
clk	1 bit	Input	Clock
rst_n	1 bit	Input	Asynchronous reset, active low
init_rd_n	1 bit	Input	Synchronous initialization, active low
init_rd_val	1 bit	Input	Value of initial Running Disparity
k_char	<i>bytes</i> bit(s)	Input	Special character controls (one control per byte to encode)
data_in	<i>bytes</i> \times 8 bit(s)	Input	Input data for encoding
rd	1 bit	Output	Current Running Disparity (before encoding data presented at data_in)
data_out	$bytes \times 10$ bit(s)	Output	8b10b encoded data
enable	1 bit	Input	Enables register clocking

Table 1: Pin Description





DW_8b10b_enc 8b10b Encoder

Table 2:	Parameter	Description
----------	-----------	-------------


Parameter	Value	Description	
bytes	1 to 16	Number of bytes to encode	
	Default: 2		
k28_5_only	0 or 1	Special character subset control parameter	
	Default: 0	0 for all special characters available, 1 for only K28.5 available [when k_char = HIGH, regardless of the value on data_in]	
en_mode	0 or 1	Enable control 0 - the enable input port is not connected (backward compatible with older components)	
	Default: 0		
		1 - when enable=0 the encoder is stalled	
init_mode	0 or 1	Intialization mode for running disparity	
	Default: 0	0 - during active init_rd_n input, delay init_rd_val one clock cycle before applying it to data_in input in calculating data_out (backward compatible with older components).	
		1 - during active init_rd_n input, directly apply init_rd_val to data_in input (with no clock cycle delay) in calculating data_out.	

Implementation	Function	License Feature Required
rtl	Synthesis model	DesignWare

DW_8b10b_unbal

8b10b Coding Balance Predictor

- Independent of Running Disparity
- Higher speed than a full encoder
- Predicts balance for both data and special characters



Pin Name	Width	Direction	Function	
k_char	1 bit	Input	Special character control input (LOW for data characters, HIGH for special characters)	
data_in	8 bits	Input	Input for 8-bit data character to be encoded	
unbal	1 bit	Output	Unbalanced code character indicator (LOW for balanced, HIGH for unbalanced)	


Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Description	
k28_5_mode	0 or 1	Special Character subset control parameter	
	Default: 0	0 for all special characters available, 1 for only K28.5 available [when k_char = HIGH, regardless of the value on data_in]	

Implementation Name	Function	License Feature Required
rtl	Synthesis model	DesignWare





Digital Signal Processing (DSP)


This section documents the DSP components of the DesignWare Building Block IP. Currently, there are two digital FIR filter components designed for applications requiring programmable coefficients for either high-speed or area-efficient filtering.

DW_fir High-Speed Digital FIR Filter



High-Speed Digital FIR Filter

- High-speed transposed canonical FIR filter architecture
- Parameterized coefficient, data, and accumulator word lengths
- Parameterized filter order
- Serially loadable coefficients
- Cascadable architecture for easy partitioning




Applications

- 1-D FIR filtering
- Matched filtering
- Correlation
- Pulse shaping
- Adaptive filtering
- Equalization

Table 1:	Pin Description	
----------	------------------------	--

Pin Name	Width	Direction	Function
clk	1 bit	Input	Clock. All internal registers are sensitive on the positive edge of clk and all setup and hold times are with respect to this edge of clk.
rst_n	1 bit	Input	Asynchronous reset, active low. Clears all coefficient and data values.
coef_shift_en	1 bit	Input	Enable coefficient shift loading at coef_in, active high.
tc	1 bit	Input	Defines data_in and coef_in values as two's complement or unsigned. If low, the data_in and coef_in values are unsigned; if high, they are two's complement.



Pin Name	Width	Direction	Function
data_in	<i>data_in_width</i> bit(s)	Input	Input data.
coef_in	<i>coef_width</i> bit(s)	Input	Serial coefficient coef_shift_en port. This port is enabled when the coef_shift_en pin is set high. A rising edge of clk loads the coefficient data at coef_in into the first internal coefficient register and shifts all other coefficients in the internal registers one location to the right.
init_acc_val	<i>data_out_width</i> bit(s)	Input	Initial accumulated sum value. If unused, this pin is tied to low ("000000"), that is, when the FIR filter is implemented with a single DW_fir component. When several DW_fir components are cascaded, the data_out of the previous stage is connected to the init_acc_val port of the next.
data_out	<i>data_out_width</i> bit(s)	Output	Accumulated sum of products of the FIR filter.
coef_out	<i>coef_width</i> bit(s)	Output	Serial coefficient output port. When the coef_shift_en pin is high and coefficients are being loaded serially, the coefficient data in the last internal coefficient register is output through the coef_out port.

Table 2: Parameter Description


Parameter	Values	Description
data_in_width	≥1	Input data word length
coef_width	≥1	Coefficient word length
data_out_width ^a	≥1	Accumulator word length
order	2 to 256	FIR filter order

a. The parameter data_out_width is normally set to a value of

 $coef_width + data_in_width + margin$. The value $coef_width + data_in_width$ accounts for the internal coefficient multiplications. An appropriate margin must be included if the filter coefficients have a gain or are cascaded. The value $margin \le \log 2(order)$.

Implementation Name	Function	License Required
str	Structural synthesis model	DesignWare


DW_fir_seq Sequential Digital FIR Filter



DW_fir_seq

Sequential Digital FIR Filter

- Area-efficient multi-cycle implementation
- Parameterized coefficient, data, and accumulator word lengths
- Parameterized filter order
- Serially loadable coefficients
- Cascadable architecture for easy partitioning



Applications

- 1-D FIR filtering
- Matched filtering
- Correlation
- Pulse shaping
- Adaptive filtering
- Equalization

Pin Name	Size	Direction	Function
clk	1 bit	Input	Clock. All internal registers are sensitive to the positive edge of clk.
rst_n	1 bit	Input	Asynchronous reset, active low.
coef_shift_en	1 bit	Input	Enable coefficient shift loading at coef_in, active high. This signal is synchronous to the positive edge of clk.
tc	1 bit	Input	Defines data_in and coef_in values as two's complement or unsigned. When low, the data_in and coef_in values are unsigned. When high, the data_in and coef_in values are two's complement.
run	1 bit	Input	Handshake signal that initiates the processing of a data sample on the data_in port. This signal is synchronous to the positive edge of clk.

Table 1: - Pin Description




Table	1:	- Pin	Description
-------	----	-------	-------------

Pin Name	Size	Direction	Function
data_in	<i>data_in_width</i> bit(s)	Input	Input data.
coef_in	<i>coef_width</i> bit(s)	Input	Serial coefficient load port. This port is enabled when the coef_shift_en pin is set high. A rising edge of clk loads the coefficient data at coef_in into the first internal coefficient register and shifts all other coefficients in the internal registers one location to the right.
init_acc_val	<i>data_out_width</i> bit(s)	Input	Initial accumulated value for the convolution sum of products. Normally, set to zero ("000000").
start	1 bit	Output	Handshake signal generated by synchronizing the run input with clk. It acknowledges the run signal and indicates the start of processing of a data_in sample.
hold	1 bit	Output	Handshake signal that indicates processing has been completed for the current data_in sample and the filter is ready to process the next sample.
data_out	<i>data_out_width</i> bit(s)	Output	The accumulated sum of products from the FIR convolution plus the init_acc_val input order-1 init_acc_val(n-1) + Σ data_in(n-i-1) coef(i)
			i=0

Table 2: Parameter Description


Parameter	Values	Description
data_in_width	≥1	Input data word length
coef_width	≥1	Coefficient word length
data_out_width ^a	≥1	Accumulator word length
order	2 to 256	FIR filter order

a. The parameter data_out_width is normally set to a value of *coef_width* + *data_in_width* + *margin*. The value *coef_width*+*data_in_width* accounts for the internal coefficient multiplications. An appropriate margin must be included if the filter coefficients have a gain or are cascaded. The value *margin* ≤log2(*order*).

Table 3:	- Synthesis	Implementations
----------	-------------	-----------------

Implementation Name	Function	License Required
str	Structural synthesis model	DesignWare


DW_iir_dc High-Speed Digital IIR Filter with Dynamic Coefficients



DW_iir_dc


High-Speed Digital IIR Filter with Dynamic Coefficients

- High-speed transposed-form multiplier architecture
- Variable coefficient values
- Parameterized coefficient widths



Applications

- 1-D filtering
- Matched filtering
- Correlation
- Pulse shaping
- Equalization




Name	Width	I/O	Description
clk	1 bit	In	Clock signal. All registers are sensitive on the positive edge of clk and all setup and hold times are with respect to this edge of clk.
rst_n	1 bit	In	Asynchronous reset, active-low. Clears all registers.
init_n	1 bit	In	Synchronous, active-low signal to clear all registers.
enable	1 bit	In	Active-high signal to enable all registers.
A1_coef	<pre>max_coef_width bit(s)</pre>	In	Two's complement value of coefficient A1.
A2_coef	<pre>max_coef_width bit(s)</pre>	In	Two's complement value of coefficient A2.
B0_coef	<pre>max_coef_width bit(s)</pre>	In	Two's complement value of coefficient B0.
B1_coef	<pre>max_coef_width bit(s)</pre>	In	Two's complement value of coefficient B1.
B2_coef	<pre>max_coef_width bit(s)</pre>	In	Two's complement value of coefficient B2.
data_in	<i>data_in_width</i> bit(s)	In	Input data.
data_out	<i>data_out_width</i> bit(s)	Out	Accumulated sum of products of the IIR filter.
saturation	1 bit	Out	Used to indicate the output data or feedback data is in saturation.

Table 1: Signal Description

Table 2: Parameter Description


Parameter	Values	Description
data_in_ width	\geq 2, Default = 8	Input data word length
data_out_ width	\geq 2, Default = 16	Width of output data. This parameter should also satisfy the following equation:
		data_out_width ≤maximum(feedback_width, data_in_width + frac_data_out_width) + max_coef_width + 3 - frac_coef_width
frac_data_ out_width	0 to <i>data_out_width-1</i> Default = 4	Width of fraction portion of data_out.
feedback_ width	\geq 2, Default = 12	Width of feedback_data. (feedback_data is internal to the <model>.)</model>
max_coef_ width	≥ 2 , Default = 8	Maximum coefficient word length
frac_coef_ width	0 to <i>max_coef_width</i> -1 Default = 4	Width of the fraction portion of the coefficients
saturation_ mode	0 or 1, Default = 0	Controls the mode of operation of the saturation output
out_reg	0 or 1, Default = 1	Controls whether data_out and saturation are registered



DW_iir_dc High-Speed Digital IIR Filter with Dynamic Coefficients

Table 3: - Synthesis Implementations

Implementation Name	Function	License Required
mult	Structural synthesis model	DesignWare



DW_iir_sc High-Speed Digital IIR Filter with Static Coefficients

DW_iir_sc

High-Speed Digital IIR Filter with Static Coefficients


- High-speed direct-form vector sum architecture
- High-speed transposed-form multiplier architecture
- Parameterized input, output, and feedback data widths
- Parameterized coefficient values and widths
- Parameterized fraction widths and saturation mode


Applications

- 1-D filtering
- Matched filtering
- Correlation
- Pulse shaping
- Equalization

Name	Width	I/O	Description
clk	1 bit	Input	Clock signal. All internal registers are sensitive on the positive edge of clk and all setup and hold times are with respect to this edge of clk.
rst_n	1 bit	Input	Synchronous reset, active-low. Clears all registers
init_n	1 bit	Input	Synchronous, active-low signal to clear all registers
enable	1 bit	Input	Active-high signal to enable all registers
data_in	<i>data_in_width</i> bit(s)	Input	Input data.
data_out	<i>data_out_width</i> bit(s)	Output	Accumulated sum of products of the IIR filter.
saturation	1 bit	Output	Used to indicate the output data or feedback data is in saturation.

Table	1:	Signal	Description
IUNIC		Orginar	Description





Parameter	Values	Description	
data_in_width	≥ 2 , Default = 8	Input data word length	
data_out_ width	\geq 2, Default = 16	Width of output data. This parameter should also satisfy the following equation:	
		data_out_width ≤maximum(feedback_width, data_in_width + frac_data_out_width) + max_coef_width + 3 - frac_coef_width	
frac_data_ out_width	0 to <i>data_out_width</i> -1 Default = 4	Width of fraction portion of data_out	
feedback_width	\geq 2, Default = 12	Width of feedback_data (feedback_data is internal to the <model>)</model>	
max_coef_width	≥ 2 to 31, Default = 8	Maximum coefficient word length	
frac_coef_width	0 to $max_coef_width -1$, Default = 4	Width of the fraction portion of the coefficients	
saturation_mode	0 or 1, Default = 0	Controls the mode of operation of the saturation output	
out_reg	0 or 1, Default = 1	Controls whether data_out and saturation are registered	
A1_coef	<i>range</i> , Default = 0	Constant coefficient value A1 $range = -2^{max_coef_width - 1}$ to $2^{max_coef_width - 1} - 1$	
A2_coef	range, Default = 0	Constant coefficient value A2 $range = -2^{max_coef_width - 1}$ to $2^{max_coef_width - 1} - 1$	
B0_coef	<i>range</i> , Default = 0	Constant coefficient value B0 $range = -2^{max_coef_width - 1}$ to $2^{max_coef_width - 1} - 1$	
B1_coef	<i>range</i> , Default = 0	Constant coefficient value B1 $range = -2^{max_coef_width - 1}$ to $2^{max_coef_width - 1} - 1$	
B2_coef	<i>range</i> , Default = 0	Constant coefficient value B2 $range = -2^{max_coef_width - 1}$ to $2^{max_coef_width - 1} - 1$	

Table 2: Parameter Description

Table 3: - Synthesis Implementations

Implementation Name	Function	License Required
mult	Multiplier synthesis model	DesignWare
vsum	Vector sum synthesis model	DesignWare



Logic - Combinational Overview

Logic – Combinational Overview

The combinational components consist of high-performance logical components. Most components in this category have multiple architectures for each function (architecturally optimized for either performance or area) to provide you with the best architecture for your design goals. All components have a parameterized word length.

DW01_binenc Binary Encoder

Binary Encoder

DW01_binenc Binary Encoder

- Parameterized word length
- Inferable using a function call





Table 1: Pin Description

Pin Name	Width	Direction	Function
А	A_width	Input	Input data
ADDR	ADDR_width	Output	Binary encoded output data

Table 2: Parameter Description

Parameter	Values	Description
A_width	≥ 1	Word length of input A
ADDR_width	$\geq \operatorname{ceil}(\log_2(A_width+1))$	Word length of output ADDR

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare
cla	Synthesis model	DesignWare



DW01_decode Decoder

- Parameterized word length
- Inferable using a function call



Table 1: Pin Description				
Pin Name	Width	Direction	Function	
А	width	Input	Binary input data	
В	2^{width}	Output	Decoded output data	

. . . Din Deserintien

Table 2: Parameter Description

Parameter	Values	Description	
width	≥1	Word length of input A is <i>width</i> .	
		Word length of output B is 2 ^{width}	

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare

DW01_mux_any Universal Multiplexer

DW01_mux_any

Universal Multiplexer

- Parameterized word lengths
- Saves coding time by eliminating the need to code muxes explicitly
- Increases design abstraction
- Uses 8-to-1 muxes where possible





Table 1: Pin Description

Pin Name	Width	Direction	Function
А	A_width	Input	Data input bus
SEL	SEL_width	Input	Select input
MUX	MUX_width	Output	Multiplexed data out

Table 2: Parameter Description


Parameter	Values	Description
A_width	≥1	Word length of A
SEL_width	≥1	Word length of SEL
MUX_width	≥1	$A((SEL + 1) \times MUX_width - 1 \text{ downto } SEL^*MUX_width)$

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare



DW01_prienc Priority Encoder

- Parameterized word length
- Inferable using a function call



Pin Name	Width	Direction	Function
А	A_width	Input	Input data
INDEX	INDEX_width	Output	Binary encoded output data


Table 1: Pin Description


Table 2: Parameter Description

Parameter	Values	Description
A_width	≥1	Word length of input A
INDEX_width	$\geq \operatorname{ceil}(\log_2[A_width+1])$	Word length of output INDEX

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare
cla	Synthesis model	DesignWare







Logic – Sequential Overview

The sequential components consist of high-performance counters, many with either dynamic or static count-to flags. Components in this category have multiple architectures for each function (architecturally optimized for either performance or area) to provide you with the best architecture for your design goals. All components have a parameterized word length.




DW03_bictr_dcnto Up/Down Binary Counter with Dynamic Count-to Flag

DW03_bictr_dcnto

Up/Down Binary Counter with Dynamic Count-to Flag

- Parameterized word length
- Terminal count flag for count-to comparison
- Pin-programmable count-to value
- Up/down count control
- Asynchronous reset
- Synchronous counter load
- Synchronous count enable



DWL Sythesizable IP

Table 1: F	in Description
------------	----------------

Pin Name	Width	Direction	Function
data	width	Input	Counter load input
count_to	width	Input	Count compare input
up_dn	1	Input	High for count up and low for count down
load	1	Input	Enable data load to counter, active low
cen	1	Input	Count enable, active high
clk	1	Input	Clock
reset	1	Input	Counter reset, active low
count	width	Output	Output count bus
tercnt	1	Output	Terminal count flag, active high

Table 2: Parameter Description

Parameter	Values	Description
width	≥1	Width of data input bus


Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare

DW03_bictr_scnto Up/Down Binary Counter with Static Count-to Flag

DW03_bictr_scnto

Up/Down Binary Counter with Static Count-to Flag

- Parameterized word length
- Parameterized count-to value
- Up/down count control
- Asynchronous reset
- Loadable count register
- Terminal count flag
- Counter enable




			-
Pin Name	Width	Direction	Function
data	width	Input	Counter load input
up_dn	1 bit	Input	High for count up and low for count down
load	1 bit	Input	Enable data load to counter, active low
cen	1 bit	Input	Count enable, active high
clk	1 bit	Input	Clock
reset	1 bit	Input	Counter reset, active low
count	width	Output	Output count bus
tercnt	1 bit	Output	Terminal count flag


Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Description
width	1 to 30	Width of data and count
count_to	1 to $2^{width-1}$	Count-to value

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare






DW03_bictr_decode Up/Down Binary Counter with Output Decode

DW03_bictr_decode

Up/Down Binary Counter with Output Decode

- Up/down count control
- Asynchronous reset
- Loadable count register
- Counter enable
- Terminal count flag



DWL Sythesizable IP

Table 1: Pin Description


Pin Name	Width	Direction	Function
data	width	Input	Counter load input
up_dn	1	Input	High for count up and low for count down
load	1	Input	Enable data load to counter, active low
cen	1	Input	Count enable, active high
clk	1	Input	Clock
reset	1	Input	Counter reset, active low
count_dec	2 ^{width}	Output	Binary decoded count value
tercnt	1	Output	Terminal count flag

Table 2: Parameter Description

Parameter	Values	Function
width	≥1	Width of data input bus

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare

DW_dpll_sd Digital Phase Locked Loop



DW_dpll_sd


Digital Phase Locked Loop


- Parameterizable divisor (ratio of reference clock to baud rate)
- Multichannel data recovery (recovery of channels that accompany the locked channel)
- Stall input for power saving mode and/or prescaler (allowing one DW_dpll_sd to recover data at multiple rates)
- Squelch input for ignoring phase information when channel data is unknown or unconnected
- Sampling window control to aid data recovery under harsh conditions
- Parameterizable gain selection to meet a variety of application needs
- Parameterizable filter (controls phase correction reactiveness from minor phase errors)

Pin Name	Width	Direction	Function
clk	1 bit	Input	Reference clock
rst_n	1 bit	Input	Asynchronous reset, active low
stall	1 bit	Input	Stalls everything except synchronizer, active high
squelch	1 bit	Input	Turns off phase detection. When high no phase correction is carried out leaving DPLL free running, active high
window	ceil(log2(windows))	Input	Sampling window selector ^a
data_in	width bit(s)	Input	Serial input data stream
clk_out	1 bit	Output	Recovered Clock
bit_ready	1 bit	Output	Output data ready flag
data_out	width bit(s)	Output	Recovered output data stream

Table 1: Pin Description

a. The minimum value must be 1.





Parameter	Values	Description
width	1 to 16	Number of input serial channels
	Default: 1	
divisor	4 to 256	Determines the number of samples per input clock cycle
	Default: 4	
gain	1 to 2	Phase correction factor for the absolute value of clock phase
	Default: 1	error greater than 11
		1 = 50% phase correction
		2 = 100% phase correction
filter	0 to 8	Phase correction control for +/- 1 clock phase error region.
	Default: 2	0 = no correction
		1 = always correct
		For integer N > 1, correct after N samples at a current phase (such as, N consecutive samples at +1 or N consecutive samples at -1)
windows	1 to $(divisor+1)/2$	Number of sampling windows for the input serial data stream
	Default: 1	

Table 2: Parameter Description

Table 3: Synthesis Implementations^a

Implementation Name	Function	License Feature Required
rpl	Ripple synthesis model	DesignWare
cla	Carry look-ahead architecture synthesis model	DesignWare


a. During synthesis, Design Compiler will select the appropriate architecture for your constraints. However, you may force Design Compiler to use one of the architectures described in this table. For more details, please refer to the *DesignWare Building Block IP User Guide*.

DW03_Ifsr_dcnto LFSR Counter with Dynamic Count-to Flag

DW03_lfsr_dcnto

LFSR Counter with Dynamic Count-to Flag

- Dynamically programmable count-to value that indicates when the counter reaches a specified value
- High speed, area-efficient
- Asynchronous reset
- Terminal count



Pin Name	Width	Direction	Function
data	<i>width</i> bit(s)	Input	Input data
count_to	<i>width</i> bit(s)	Input	Input count_to_bus
load	1 bit	Input	Input load data to counter, active low
cen	1 bit	Input	Input count enable
clk	1 bit	Input	Clock
reset	1 bit	Input	Asynchronous reset, active low
count	width bit(s)	Output	Output count bus
tercnt	1 bit	Output	Output terminal count


Table 1: Pin Description


Table 2: Parameter Description

Parameter	Legal Range ^a	Description
width	1 to 50	Word length of counter

a. The upper bound of the legal range is a guideline to ensure reasonable compile times

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare






DW03_Ifsr_scnto LFSR Counter with Static Count-to Flag

DW03_lfsr_scnto

LFSR Counter with Static Count-to Flag

- Parameterized count-to value to indicate when the counter reaches a specified value
- Parameterized word length
- High speed, area-efficient
- Asynchronous reset
- Terminal count flag



DWL Sythesizable IP

Table 1: Pin Description

Pin Name	Width	Direction	Function
data	<i>width</i> bit(s)	Input	Input data
load	1 bit	Input	Input load, active low
cen	1 bit	Input	Input count enable
clk	1 bit	Input	Clock
reset	1	Input	Asynchronous reset, active low
count	width bit(s)	Output	Output count bus
tercnt	1 bit	Output	Output terminal count

Table 2: Parameter Description

Parameter	Values ^a	Function	
width	2 to 50	Word length of counter	
count_to	1 to $2^{width-2}$	count_to bus	

a. The upper bound of the legal range is a guideline to ensure reasonable compile times.


Implementation Name	Function	License Feature Required	
str	Synthesis model	DesignWare	

DW03_Ifsr_load LFSR Counter with Loadable Input

DW03_lfsr_load

LFSR Counter with Loadable Input

- Parameterized word length
- Loadable counter registers
- High speed, area-efficient
- Asynchronous reset
- Terminal count



Pin Name	Width	Direction	Function
data	<i>width</i> bit(s)	Input	Input data
load	1 bit	Input	Input load data to counter, active low
cen	1 bit	Input	Input count enable
clk	1 bit	Input Clock	
reset	1 bit	Input	Asynchronous reset, active low
count	width bit(s)	Output	Output count bus


Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values ^a	Description
width	1 to 50	Word length of counter

a. The upper bound of the legal range is a guideline to ensure reasonable compile times.

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare



DW03_Ifsr_updn LFSR Up/Down Counter



DW03_lfsr_updn LFSR Up/Down Counter

- High speed, area-efficient
- Pseudorandom sequence generator
- Up/down count control
- Asynchronous reset
- Terminal count flag




Table 1:	Ρ	in	Desc	riptio	า

Pin Name	Width	Direction	Function
updn	1 bit	Input	Input high for count up and low for count down
cen	1 bit	Input	Input count enable
clk	1 bit	Input	Clock
reset	1 bit	Input	Asynchronous reset, active low
count	width bit(s)	Output	Output count bus
tercnt	1 bit	Output	Output terminal count

Table 2: Parameter Description

Parameter	Values ^a	Description
width	2 to 50	Word length of counter

a. The upper bound of the legal range is a guideline to ensure reasonable compile times.

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare

DW03 updn ctr **Up/Down Counter**

DW03_updn_ctr Up/Down Counter

- Up/down count control
- Asynchronous reset
- Loadable count register
- Counter enable
- Terminal count flag
- Multiple synthesis implementations




Table 1: Pin Description


Table 2: Parameter Description

Parameter	Value	Function
width	≥ 1	Width of count output bus

Table 3: Synthesis Implementations^a

Implementation Name	Function	License Feature Required
rpl	Ripple carry synthesis model	DesignWare
cla	Carry look-ahead synthesis model	DesignWare
clf	Fast carry look-ahead synthesis model	DesignWare

a. During synthesis, Design Compiler will select the appropriate architecture for your constraints. However, you may force Design Compiler to use one of the architectures described in this table. For more details, please refer to the DesignWare Building Block IP User Guide.



count

tercnt

reset

q

data


up_dn

cen

load

>clk

-0



Memory – FIFO Overview

The FIFOs in this category address a broad array of design requirements. FIFOs, which include dual-port RAM memory arrays, are offered for both synchronous and asynchronous interfaces. The memory arrays are offered in two configurations: latch-based to minimize area, and D flip-flop-based to maximize testability. These two configurations also offer flexibility when working under design constraints, such as a requirement that no latches be employed. Flip-flop-based designs employ no clock gating to minimize skew and maximize performance. All FIFOs employ a FIFO RAM controller architecture in which there is no extended "fall-through" time required before reading contents just written.

Also offered are FIFO Controllers without the RAM array. They consist of control and flag logic and an interface to common ASIC dual port RAMs. Choosing between the two is typically based on the required size of the FIFO. For shallow FIFOs (less than 256 bits), synchronous or asynchronous FIFOs are available which include both memory and control in a single macro. These macros can be programmed via word width, depth, and level (almost-full flag) parameters.


For larger applications (greater than 256 bits), you can use the asynchronous FIFO Controller with a diffused or metal programmable RAM. See Figure 1.

	-
Technology-independent FIFO that includes control and memory	FIFO Controller to be used with a technology-specific vendor supplied RAM
Synthetic Designs FIFO (includes control and memory) Controller	Synthetic Designs FIFO RAM Controller
Latch or Flip-Flop Based RAM	Diffused or Metal Programmable RAM (on-chip or off-chip)
•For shallow FIFOs (< 256 bits) •Self-contained RAM storage array	•For large FIFOs (> 256 bits) •Interfaces to dual port static RAMs

Figure 1: Memory: FIFOs and FIFO Controllers

All FIFOs and Controllers support full, empty, and programmable flag logic. Programmable flag logic may be statically or dynamically programmed. When statically programmed, the threshold comparison value is hardwired at synthesis compile time. When dynamically programmed, it may be changed during FIFO operation.






DW_asymfifo_s1_df

Asymmetric I/O Synchronous (Single Clock) FIFO with Dynamic Flag

- Fully registered synchronous flag output ports
- D flip-flop-based memory array for high testability
- All operations execute in a single clock cycle
- FIFO empty, half full, and full flags
- Parameterized asymmetric input and output bit widths (must be integer-multiple relationship)
- Word integrity flag for *data_in_width < data_out_width*
- Flushing out partial word for *data_in_width < data_out_width*
- Parameterized byte (or subword) order within a word
- FIFO error flag indicating underflow, overflow, and pointer corruption
- Parameterized word depth
- Dynamically programmable almost full and almost empty flags
- Parameterized reset mode (synchronous or asynchronous, memory array initialized or not)





DW_asymfifo_s1_df Asymmetric I/O Synchronous (Single Clock) FIFO with Dynamic Flag

Pin Name	Width	Direction	Function
clk	1 bit	Input	Input clock
rst_n	1 bit	Input	Reset input, active low (asynchronous if rst_mode = 0, synchronous if rst_mode = 1)
push_req_n	1 bit	Input	FIFO push request, active low
flush_n	1 bit	Input	Flushes the partial word into memory (fills in 0's) (for <i>data_in_width < data_out_width</i> only)
pop_req_n	1 bit	Input	FIFO pop request, active low
diag_n	1 bit	Input	Diagnostic control, active low (for err_mode = 0, NC for other err_mode values)
data_in	<i>data_in_width</i> bit(s)	Input	FIFO data to push
ae_level	ceil(log ₂ [<i>depth</i>]) bit(s)	Input	Almost empty level (the number of words in the FIFO at or below which the almost_empty flag is active)
af_thresh	ceil(log ₂ [<i>depth</i>]) bit(s)	Input	Almost full threshold (the number of words stored in the FIFO at or above which the almost_full flag is active)
empty	1 bit	Output	FIFO empty output, active high
almost_empty	1 bit	Output	FIFO almost empty output, active high, asserted when FIFO level $\leq ae_level$
half_full	1 bit	Output	FIFO half full output, active high
almost_full	1 bit	Output	FIFO almost full output, active high, asserted when FIFO level $\geq (af_thresh)$
full	1 bit	Output	FIFO full output, active high
ram_full	1 bit	Output	RAM full output, active high
error	1 bit	Output	FIFO error output, active high
part_wd	1 bit	Output	Partial word, active high (for data_in_width < data_out_width only; otherwise, tied low)
data_out	<pre>data_out_width bit(s)</pre>	Output	FIFO data to pop




DW_asymfifo_s1_df Asymmetric I/O Synchronous (Single Clock) FIFO with Dynamic Flag

Parameter	Values	Description	
data_in_width	1 to 256	Width of the data_in bus. data_in_width must be in an integer-multiple relationship with data_out_width. That is, either $data_in_width = K \times data_out_width$, or $data_out_width = K \times data_in_width$, where K is an integer.	
data_out_width	1 to 256	Width of the data_out bus. data_out_width must be in an integer-multiple relationship with data_in_width. That is, either $data_in_width = K \times data_out_width$, or $data_out_width = K \times data_in_width$, where K is an integer.	
depth	2 to 256	Number of memory elements used in the FIFO (addr_width = ceil[log ₂ (<i>depth</i>)])	
err_mode	0 to 2	Error mode	
	Default: 1	0 = underflow/overflow with pointer latched checking, 1 = underflow/overflow latched checking, 2 = underflow/overflow unlatched checking.	
rst_mode	0 to 3	Reset mode	
	Default: 1	 0 = asynchronous reset including memory, 1 = synchronous reset including memory, 2 = asynchronous reset excluding memory, 3 = synchronous reset excluding memory. 	
byte_order	0 or 1 Default: 0	Order of send/receive bytes or subword [subword - 8 bits - subword] within a word	
		0 = first byte is in most significant bits position; 1 = first byte is in the least significant bits position [valid for $data_in_width \neq data_out_width$]).	

Table 2: Parameter Description

Table 3: Synthesis Implementations^a

Implementation Name	Function	License Feature Required
rpl	Ripple carry synthesis model	DesignWare
cl1	Partial carry look-ahead model	DesignWare
cl2	Full carry look-ahead model	DesignWare





DW_asymfifo_s1_sf Asymmetric I/O Synchronous (Single Clock) FIFO with Static Flags

DW_asymfifo_s1_sf

Asymmetric I/O Synchronous (Single Clock) FIFO with Static Flags

- Fully registered synchronous flag output ports
- D flip-flop-based memory array for high testability
- All operations execute in a single clock cycle
- FIFO empty, half full, and full flags
- Parameterized asymmetric input and output bit widths (must be integer-multiple relationship)
- Word integrity flag for data_in_width < data_out_width
- Flushing out partial word for *data_in_width < data_out_width*
- Parameterized byte (or subword) order within a word
- FIFO error flag indicating underflow, overflow, and pointer corruption
- Parameterized word depth
- Parameterized almost full and almost empty flags
- Parameterized reset mode (synchronous or asynchronous, memory array initialized or not)






Pin Name	Width	Direction	Function
clk	1 bit	Input	Input clock
rst_n	1 bit	Input	Reset input, active low
			asynchronous if rst_mode = 0, synchronous if rst_mode = 1
push_req_n	1 bit	Input	FIFO push request, active low
flush_n	1 bit	Input	Flushes the partial word into memory (fills in 0's) (for <i>data_in_width < data_out_width</i> only)
pop_req_n	1 bit	Input	FIFO pop request, active low
diag_n	1 bit	Input	Diagnostic control, active low (for err_mode = 0, NC for other err_mode values)
data_in	<i>data_in_width</i> bit(s)	Input	FIFO data to push
empty	1 bit	Output	FIFO empty output, active high
almost_empty	1 bit	Output	FIFO almost empty output, active high, asserted when FIFO level $\leq ae_level$
half_full	1 bit	Output	FIFO half full output, active high
almost_full	1 bit	Output	FIFO almost full output, active high, asserted when FIFO level $\geq (depth - af_level)$
full	1 bit	Output	FIFO full output, active high
ram_full	1 bit	Output	RAM full output, active high
error	1 bit	Output	FIFO error output, active high
part_wd	1 bit	Output	Partial word, active high (for data_in_width < data_out_width only; otherwise, tied low)
data_out	<i>data_out_width</i> bit(s)	Output	FIFO data to pop




DW_asymfifo_s1_sf Asymmetric I/O Synchronous (Single Clock) FIFO with Static Flags

Parameter	Values	Description
data_in_width	1 to 256	Width of the data_in bus. data_in_width must be in an integer-multiple relationship with data_out_width. That is, either $data_in_width = K \times data_out_width$, or $data_out_width = K \times data_in_width$, where K is an integer.
data_out_width	1 to 256	Width of the data_out bus. data_out_width must be in an integer-multiple relationship with data_in_width. That is, either $data_in_width = K \times data_out_width$, or $data_out_width = K \times data_in_width$, where K is an integer.
depth	2 to 256	Number of memory elements used in the FIFO $(addr_width = ceil[log_2(depth)])$
ae_level	1 to <i>depth</i> – 1	Almost empty level (the number of words in the FIFO at or below which the almost_empty flag is active)
af_level	1 to <i>depth</i> – 1	Almost full level (the number of empty memory locations in the FIFO at which the almost_full flag is active.
err_mode	0 to 2	Error mode
	Default: 1	0 = underflow/overflow with pointer latched checking, 1 = underflow/overflow latched checking, 2 = underflow/overflow unlatched checking).
rst_mode	0 to 3	Reset mode
	Default: 1	 0 = asynchronous reset including memory, 1 = synchronous reset including memory, 2 = asynchronous reset excluding memory, 3 = synchronous reset excluding memory).
byte_order	0 or 1 Default: 0	Order of send/receive bytes or subword [subword < 8 bits > subword] within a word
		0 = first byte is in most significant bits position; 1 = first byte is in the least significant bits position [valid for data_in_width ≠ data_out_width]).

Table 2: Parameter Description



Implementation Name	Function	License Feature Required
rpl	Ripple carry synthesis model	DesignWare
cl1	Partial carry look-ahead model	DesignWare
cl2	Full carry look-ahead model	DesignWare



data in

flush_n

clk push

pop_req_n

rst_n

> clk_pop

push_req_n

DW_asymfifo_s2_sf

Asymmetric Synchronous (Dual Clock) FIFO with Static Flags

- Parameterized asymmetric input and output bit widths (must be integer-multiple relationship)
- Fully registered synchronous flag output ports
- Separate status flags for each clock system
- FIFO empty, half full, and full flags
- Parameterized almost full and almost empty flags
- FIFO push error (overflow) and pop error (underflow) flags
- D flip-flop-based memory array for high testability
- Single clock cycle push and pop operations
- Word integrity flag for data_in_width < data_out_width
- Partial word flush for *data_in_width* < *data_out_width*
- Parameterized byte order within a word
- Parameterized reset mode (synchronous or asynchronous, memory array initialized or not)

Pin Name	Width	Direction	Function
clk_push	1 bit	Input	Input clock for push interface
clk_pop	1 bit	Input	Input clock for pop interface
rst_n	1 bit	Input	Reset input, active low
push_req_n	1 bit	Input	FIFO push request, active low
flush_n	1 bit	Input	Flushes the partial word into memory (fills in 0's for empty bits) (for <i>data_in_width</i> < <i>data_out_width</i> only), active low
pop_req_n	1 bit	Input	FIFO pop request, active low
data_in	<i>data_in_width</i> bit(s)	Input	FIFO data to push


Table 1: Pin Description

push_empty ____ push_ae ____ push_hf ____ push_af ____ push_full ____ ram_full ____ part_wd ____ push_error ____ data_out ____ pop_empty ____ pop_ae ____ pop_hf ____


pop_af

pop_full pop_error

DW_asymfifo_s2_sf Asymmetric Synchronous (Dual Clock) FIFO with Static Flags



Pin Name	Width	Direction	Function
push_empty	1 bit	Output	FIFO empty ^a output flag synchronous to clk_push, active high
push_ae	1 bit	Output	FIFO almost empty ^a output flag synchronous to clk_push (determined by push_ae_lvl parameter), active high
push_hf	1 bit	Output	FIFO half full ^a output flag synchronous to clk_push, active high
push_af	1 bit	Output	FIFO almost full ^a output flag synchronous to clk_push (determined by push_af_lvl parameter), active high
push_full	1 bit	Output	FIFO's RAM full ^a output flag (including the input buffer of FIFO for <i>data_in_width</i> < <i>data_out_width</i>) synchronous to clk_push, active high
ram_full	1 bit	Output	FIFO's RAM (excluding the input buffer of FIFO for <i>data_in_width < data_out_width</i>) full output flag synchronous to clk_push, active high
part_wd	1 bit	Output	Partial word accumulated in the input buffer synchronous to clk_push (for <i>data_in_width</i> < <i>data_out_width</i> only; otherwise, tied low), active high
push_error	1 bit	Output	FIFO push error (overrun) output flag synchronous to clk_push, active high
pop_empty	1 bit	Output	FIFO empty ^b output flag synchronous to clk_pop, active high
pop_ae	1 bit	Output	FIFO almost empty ^b output flag synchronous to clk_pop (determined by pop_ae_lvl parameter), active high
pop_hf	1 bit	Output	FIFO half full ^b output flag synchronous to clk_pop, active high
pop_af	1 bit	Output	FIFO almost full ^b output flag synchronous to clk_pop (determined by pop_af_lvl parameter), active high
pop_full	1 bit	Output	FIFO's RAM full ^b output flag (excluding the input buffer of FIFO for case <i>data_in_width</i> < <i>data_out_width</i>) synchronous to clk_pop, active high
pop_error	1 bit	Output	FIFO pop error (underrun) output flag synchronous to clk_pop, active high
data_out	<i>data_out_width</i> bit(s)	Output	FIFO data to pop



- a. As perceived by the push interface.
- b. As perceived by the pop interface.

Parameter	Values	Description
data_in_width	1 to 256	Width of the data_in bus. data_in_width must in an integer-multiple of data_out_width. That is, either $data_in_width = K \times data_out_width$, or $data_out_width = K \times data_in_width$, where K is an integer.
data_out_width	1 to 256	Width of the data_out bus. data_out_width must be an integer-multiple of data_in_width. That is, either $data_in_width = K \times data_out_width$, or $data_out_width = K \times data_in_width$, where K is an integer.
depth	4 to 256	Number of words that can be stored in FIFO
push_ae_lvl	1 to <i>depth</i> -1	Almost empty level for the push_ae output port (the number of words in the FIFO at or below which the push_ae flag is active).
push_af_lvl	1 to <i>depth</i> -1	Almost full level for the push_af output port (the number of empty memory locations in the FIFO at which the push_af flag is active.)
pop_ae_lvl	1 to <i>depth</i> -1	Almost empty level for the pop_ae output port (the number of words in the FIFO at or below which the pop_ae flag is active)
pop_af_lvl	1 to <i>depth-</i> 1	Almost full level for the pop_af output port (the number of empty memory locations in the FIFO at which the pop_af flag is active.)
err_mode	0 or 1	Error mode
		0 = stays active until reset [latched], 1 = active only as long as error condition exists [unlatched]
push_sync	1 to 3	Push flag synchronization mode
		 1 = single register synchronization from pop pointer, 2 = double register, 3 = triple register
pop_sync	1 to 3	Pop flag synchronization mode
		 1 = single register synchronization from push pointer, 2 = double register, 3 = triple register)
rst_mode	0 or 3	Reset mode
	Default: 1	 0 = asynchronous reset including memory, 1 = synchronous reset including memory, 2 = asynchronous reset excluding memory, 3 = synchronous reset excluding memory).

Table 2: Parameter Description



DW_asymfifo_s2_sf Asymmetric Synchronous (Dual Clock) FIFO with Static Flags


Table 2:	Parameter	Description	(Continued)
----------	-----------	-------------	-------------

Parameter	Values	Description
byte_order	0 or 1	Order of bytes or subword within a word
	Default: 0	0 = first byte is in most significant bits position; 1 = first byte is in the least significant bits position.

a. Valid depth values include binary numbers from 8 to 256 (i.e. 8, 16, 32, 64, etc.) and all odd values between 8 and 256.

Implementation Name	Function	License Feature Required	
rpl	Ripple carry synthesis model	DesignWare	
cl2	Full carry look-ahead model	DesignWare	

Table 3: Synthesis Implementations^a



DW_fifo_s1_df

Synchronous (Single Clock) FIFO with Dynamic Flags

- Fully registered synchronous flag output ports
- D flip-flop-based memory array for high testability
- All operations execute in a single clock cycle
- FIFO empty, half full, and full flags
- FIFO error flag indicating underflow, overflow, and pointer corruption
- Dynamically programmable almost full and almost empty flags
- Parameterized word width
- Parameterized word depth
- Parameterized reset mode (synchronous or asynchronous, memory array initialized or not)

Pin Name	Width	Direction	Function
clk	1 bit	Input	Input clock
rst_n	1 bit	Input	Reset input, active low (asynchronous if rst_mode = 0 or 2, synchronous if rst_mode = 1 or 3)
push_req_n	1 bit	Input	FIFO push request, active low
pop_req_n	1 bit	Input	FIFO pop request, active low
diag_n	1 bit	Input	Diagnostic control, active low
ae_level	ceil(log ₂ [<i>depth</i>]) bit(s)	Input	Almost empty level (the number of words in the FIFO at or below which the almost_empty flag is active)
af_thresh	ceil(log ₂ [<i>depth</i>]) bit(s)	Input	Almost full threshold (the number of words stored in the FIFO at or above which the almost_full flag is active)
data_in	width bit(s)	Input	FIFO data to push
empty	1 bit	Output	FIFO empty output, active high
almost_empty	1 bit	Output	FIFO almost empty output, active high
half_full	1 bit	Output	FIFO half full output, active high

Table 1: Pin Description

push_req_n data_in
pop_req_n data_out
ae_level full af_thresh almost_full half_full
diag_n almost_empty empty
clk rst_n



DW_fifo_s1_df Synchronous (Single Clock) FIFO with Dynamic Flags

Pin Name	Width	Direction	Function
almost_full	1 bit	Output	FIFO almost full output, active high
full	1 bit	Output	FIFO full output, active high
error	1 bit	Output	FIFO error output, active high
data_out	width bit(s)	Output	FIFO data to pop

Table 2: Parameter Description

Parameter	Values	Description
width	1 to 256	Width of data_in and data_out buses
	Default: 8	
depth	2 to 256	Number of memory elements used in FIFO
	Default: 4	
err_mode	0 to 2	Error mode
	Default: 0	0 = underflow/overflow and pointer latched checking, 1 = underflow/overflow latched checking, 2 = underflow/overflow unlatched checking
rst_mode	0 to 3	Reset mode
	Default: 0	 0 = asynchronous reset including memory, 1 = synchronous reset including memory, 2 = asynchronous reset excluding memory, 3 = synchronous reset excluding memory

Table 3: Synthesis Implementations

Implementation Name	Function	License Feature Required
rtl ^a	Synthesis Model	DesignWare

a. The implementation "rtl" replaces the obsolete implementations "rpl," "cl1," and "cl2." Information messages listing implementation replacements (SYNDB-37) may be generated by DC at compile time. Existing designs that specify an obsolete implementation ("rpl," "cl1," and "cl2") will automatically have that implementation replaced by the new superseding implementation ("rtl") noted by an information message (SYNDB-36) generated during DC compilation. The new implementation is capable of producing any of the original architectures automatically based on user constraints.

data_out

almost full


almost_empty

rst_n

half_full

empty error

full



push_req_n

pop_req_n

data_in

diag_n

clk

DW_fifo_s1_sf

Synchronous (Single Clock) FIFO with Static Flags

- Fully registered synchronous flag output ports
- D flip-flop-based memory array for high testability
- All operations execute in a single clock cycle
- FIFO empty, half full, and full flags
- FIFO error flag indicating underflow, overflow, and pointer corruption
- Parameterized word width
- Parameterized word depth
- Parameterized almost full and almost empty flags
- Parameterized reset mode (synchronous or asynchronous, memory array initialized or not)

Pin Name	Width	Direction	Function
clk	1 bit	Input	Input clock
rst_n	1 bit	Input	Reset input, active low
			asynchronous if rst_mode = 0 or 2, synchronous if rst_mode = 1 or 3
push_req_n	1 bit	Input	FIFO push request, active low
pop_req_n	1 bit	Input	FIFO pop request, active low
diag_n	1 bit	Input	Diagnostic control, active low
data_in	<i>width</i> bit(s)	Input	FIFO data to push
empty	1 bit	Output	FIFO empty output, active high
almost_empty	1 bit	Output	FIFO almost empty output, active high
half_full	1 bit	Output	FIFO half full output, active high
almost_full	1 bit	Output	FIFO almost full output, active high
full	1 bit	Output	FIFO full output, active high
error	1 bit	Output	FIFO error output, active high
data_out	width bit(s)	Output	FIFO data to pop

DW_fifo_s1_sf	
Synchronous (Single Clock) FIFO with Static Flags	




Parameter	Values	Function	
width	1 to 256	Width of the data_in and data_out buses	
	Default: 8		
depth	2 to 256	Number of memory elements used in FIFO	
	Default: 4	$(addr_width = ceil(log_2(depth)))$	
ae_level	1 to <i>depth</i> – 1	Almost empty level (the number of words in the FIFO at	
	Default: 1	or below which the almost_empty flag is active)	
af_level	1 to <i>depth</i> – 1	Almost full level (the number of empty memory locations	
	Default: 1	in the FIFO at which the almost_full flag is active.)	
err_mode	0 to 2	Error mode	
	Default: 0	0 = underflow/overflow and pointer latched checking,	
		1 = underflow/overflow latched checking,	
		2 = underflow/overflow unlatched checking	
rst_mode	0 to 3	Reset mode	
	Default: 0	 0 = asynchronous reset including memory, 1 = synchronous reset including memory, 2 = asynchronous reset excluding memory, 3 = synchronous reset excluding memory 	

Table 2: Parameter Description

Table 3: Synthesis Implementations^a


Implementation Name	Function	License Feature Required
rpl	Ripple carry synthesis model	DesignWare
cl1	Partial carry look-ahead model	DesignWare
cl2	Full carry look-ahead model	DesignWare



DW_fifo_s2_sf

Synchronous (Dual-Clock) FIFO with Static Flags

- Fully registered synchronous flag output ports
- Single clock cycle push and pop operations
- Parameterized word width
- Parameterized word depth
- Separate status flags for each clock system
- FIFO empty, half full, and full flags
- Parameterized almost full and almost empty flag thresholds
- FIFO push error (overflow) and pop error (underflow) flags



Pin Name	Width	Direction	Function	
clk_push	1 bit	Input	Input clock for push interface	
clk_pop	1 bit	Input	Input clock for pop interface	
rst_n	1 bit	Input	Reset input, active low	
push_req_n	1 bit	Input	FIFO push request, active low	
pop_req_n	1 bit	Input	FIFO pop request, active low	
data_in	width bit(s)	Input	FIFO data to push	
push_empty	1 bit	Output	FIFO empty ^a output flag synchronous to clk_push, active high	
push_ae	1 bit	Output	FIFO almost empty ^a output flag synchronous to clk_push, active high (determined by push_ae_lvl parameter)	
push_hf	1 bit	Output	FIFO half full ^a output flag synchronous to clk_push, active high	
push_af	1 bit	Output	FIFO almost full ^a output flag synchronous to clk_push, active high (determined by push_af_lvl parameter)	
push_full	1 bit	Output	FIFO full ^a output flag synchronous to clk_push, active high	
push_error	1 bit	Output	FIFO push error (overrun) output flag synchronous to clk_push, active high	

DW_fifo_s2_sf Synchronous (Dual-Clock) FIFO with Static Flags



Pin Name	Width	Direction	Function	
pop_empty	1 bit	Output	FIFO empty ^b output flag synchronous to clk_pop, active high	
pop_ae	1 bit	Output	FIFO almost empty ^b output flag synchronous to clk_pop, active high (determined by pop_ae_lvl parameter)	
pop_hf	1 bit	Output	FIFO half full ^b output flag synchronous to clk_pop, active high	
pop_af	1 bit	Output	FIFO almost full ^b output flag synchronous to clk_pop, active high (determined by pop_af_lvl parameter)	
pop_full	1 bit	Output	FIFO full ^b output flag synchronous to clk_pop, active high	
pop_error	1 bit	Output	FIFO pop error (underrun) output flag synchronous to clk_pop, active high	
data_out	<i>width</i> bit(s)	Output	FIFO data to pop	

 Table 1: Pin Description (Continued)

a. As perceived by the push interface.

b. As perceived by the pop interface.

Table 2: Parameter Description

Parameter	Values	Description
width	1 to 256	Width of the data_in and data_out buses
	Default: 8	
depth	4 to 256	Number of words that can be stored in FIFO
	Default: 8	
push_ae_lvl	1 to <i>depth</i> -1	Almost empty level for the push_ae output port (the number of
	Default: 2	words in the FIFO at or below which the push_ae flag is active)
push_af_lvl	1 to <i>depth</i> -1	Almost full level for the push_af output port (the number of
	Default: 2	empty memory locations in the FIFO at which the push_af flag is active.)
pop_ae_lvl	1 to <i>depth</i> -1	Almost empty level for the pop_ae output port (the number of
	Default: 2	words in the FIFO at or below which the pop_ae flag is active)
pop_af_lvl	1 to <i>depth</i> -1	Almost full level for the pop_af output port (the number of
	Default: 2	empty memory locations in the FIFO at which the pop_af flag is active.)



DW_fifo_s2_sf Synchronous (Dual-Clock) FIFO with Static Flags

Table 2:	Parameter	Description	(Continued)
----------	-----------	-------------	-------------

Parameter	Values	Description	
err_mode	0 or 1	Error mode	
	Default: 0	0 = stays active until reset [latched], 1 = active only as long as error condition exists [unlatched])	
push_sync	1 to 3	Push flag synchronization mode	
	Default: 2	 1 = single register synchronization from pop pointer, 2 = double register, 3 = triple register 	
pop_sync	1 to 3	Pop flag synchronization mode	
	Default: 2	 1 = single register synchronization from push pointer, 2 = double register, 3 = triple register) 	
rst_mode	0 to 3	Reset mode	
	Default: 0	 0 = asynchronous reset including memory, 1 = synchronous reset including memory, 2 = asynchronous reset excluding memory, 3 = synchronous reset excluding memory 	

Table 3: Synthesis Implementations^a

Implementation Name	Function	License Feature Required
rpl	Ripple carry synthesis model	DesignWare
cl2	Full carry look-ahead model	DesignWare


DW_asymfifoctl_s1_df


Asymmetric I/O Synchronous (Single Clock) FIFO Controller with Dynamic Flags

- Fully registered synchronous address and flag output ports
- All operations execute in a single clock cycle
- FIFO empty, half full, and full flags
- Asymmetric input and output bit widths (must be integer-multiple relationship)
- Word integrity flag for data_in_width < data_out_width
- Flushing out partial word for *data_in_width < data_out_width*
- Parameterized byte order within a word
- FIFO error flag indicating underflow, overflow, and pointer corruption
- Parameterized word depth
- Dynamically programmable almost full and almost empty flags
- Parameterized reset mode (synchronous or asynchronous)
- Interfaces to common hard macro or compiled ASIC dual-port synchronous RAMs

Pin Name	Width	Direction	Function
clk	1 bit	Input	Input clock
rst_n	1 bit	Input	Reset input, active low
			asynchronous if rst_mode=0, synchronous if rst_mode=1)
push_req_n	1 bit	Input	FIFO push request, active low
flush_n	1 bit	Input	Flushes the partial word into memory (fills in 0's) (for <i>data_in_width < data_out_width</i> only)
pop_req_n	1 bit	Input	FIFO pop request, active low
diag_n	1 bit	Input	Diagnostic control, active low (for err_mode=0, NC for other err_mode values)
data_in	<i>data_in_width</i> bit(s)	Input	FIFO data to push

Synopsys, Inc.







DW_asymfifoctl_s1_df Asymmetric I/O Synchronous (Single Clock) FIFO Controller with

Pin Name	Width	Direction	Function
rd_data	max (<i>data_in_width</i> , <i>data_out_width</i>) bit(s)	Input	RAM data input to FIFO controller
ae_level	ceil(log ₂ [<i>depth</i>]) bit(s)	Input	Almost empty level (the number of words in the FIFO at or below which the almost _empty flag is active)
af_thresh	ceil(log ₂ [<i>depth</i>]) bit(s)	Input	Almost full threshold(the number of words stored in the FIFO at or above which the almost_full flag is active)
w_en	1 bit	Output	Write enable output for write port of RAM, active low
empty	1 bit	Output	FIFO empty output, active high
almost_empty	1 bit	Output	FIFO almost empty output, active high, asserted when FIFO level $\leq ae_level$
half_full	1 bit	Output	FIFO half full output, active high
almost_full	1 bit	Output	FIFO almost full output, active high, asserted when FIFO level $\geq af_thresh$
full	1 bit	Output	FIFO full output, active high
ram_full	1 bit	Output	RAM full output, active high
error	1 bit	Output	FIFO error output, active high
part_wd	1 bit	Output	Partial word, active high (for data_in_width < data_out_width only; otherwise, tied low)
wr_data	<pre>max (data_in_width, data_out_width) bit(s)</pre>	Output	FIFO controller output data to RAM
wr_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Output	Address output to write port of RAM
rd_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Output	Address output to read port of RAM
data_out	<i>data_out_width</i> bit(s)	Output	FIFO data to pop

Table 1: Pin Description (Continued)



DW_asymfifoctl_s1_df Asymmetric I/O Synchronous (Single Clock) FIFO Controller with Dynamic F

Parameter	Values	Description	
data_in_width	1 to 256	Width of the data_in bus. data_in_width must be in an integer-multiple relationship with data_out_width. That is, either $data_in_width = K \times data_out_width$, or $data_out_width = K \times data_in_width$, where K is an integer.	
data_out_width	1 to 256	Width of the data_out bus. data_out_width must be in an integer-multiple relationship with data_in_width. That is, either $data_in_width = K \times data_out_width$, or $data_out_width = K \times data_in_width$, where K is an integer.	
depth	2 to 2^{24}	Number of memory elements used in the FIFO ($addr_width = ceil[log_2(depth)]$)	
err_mode	0 to 2	Error mode	
	Default: 1	 0 = underflow/overflow with pointer latched checking, 1 = underflow/overflow latched checking, 2 = underflow/overflow unlatched checking). 	
rst_mode	0 or 1	Reset mode	
	Default: 1	0 = asynchronous reset, 1 = synchronous reset).	
byte_order	0 or 1 Default: 0		
		0 = first byte is in most significant bits position; 1 = first byte is in the least significant bits position.	

Table 2: Parameter Description

Table 3: Synthesis Implementations^a

Implementation Name	Function	License Feature Required
rpl	Ripple carry synthesis model	DesignWare
cl1	Partial carry look-ahead model	DesignWare
cl2	Full carry look-ahead model	DesignWare

data_out

wr_addr

wr_data

rd_addr

ram_full

part_wd

half_full

empty

error

almost_full

almost_empty

rst_n

full

w_en

push_req_n

data in


rd data

flush n

diag_n

clk

pop_req_n



DW_asymfifoctl_s1_sf Asymmetric I/O Synchronous (Single Clock) FIFO Controller with Static

DW_asymfifoctl_s1_sf

Asymmetric I/O Synchronous (Single Clock) FIFO Controller with Static Flags

- Fully registered synchronous address and flag output ports
- All operations execute in a single clock cycle
- FIFO empty, half full, and full flags
- Asymmetric input and output bit widths (must be integer-multiple relationship)
- Word integrity flag for data_in_width < data_out_width
- Flushing out partial word for *data_in_width < data_out_width*
- Parameterized byte order within a word
- FIFO error flag indicating underflow, overflow, and pointer corruption
- Parameterized word depth
- Parameterized almost full and almost empty flags
- Parameterized reset mode (synchronous or asynchronous)
- Interfaces to common hard macro or compiled ASIC dual-port synchronous RAMs

Pin Name	Width	Direction	Function
clk	1 bit	Input	Input clock
rst_n	1 bit	Input	Reset input, active low
			asynchronous if rst_mode = 0, synchronous if rst_mode = 1)
push_req_n	1 bit	Input	FIFO push request, active low
flush_n	1 bit	Input	Flushes the partial word into memory (fills in 0's) (for <i>data_in_width < data_out_width</i> only)
pop_req_n	1 bit	Input	FIFO pop request, active low
diag_n	1 bit	Input	Diagnostic control, active low (for err_mode = 0, NC for other err_mode values)
data_in	<i>data_in_width</i> bit(s)	Input	FIFO data to push





DW_asymfifoctl_s1_sf Asymmetric I/O Synchronous (Single Clock) FIFO Controller with Static Flag:

Pin Name	Width	Direction	Function	
rd_data	<pre>max (data_in_width, data_out_width) bit(s)</pre>	Input	RAM data input to FIFO controller	
w_en	1 bit	Output	Write enable output for write port of RAM, active low	
empty	1 bit	Output	FIFO empty output, active high	
almost_empty	1 bit	Output	FIFO almost empty output, active high, asserted when FIFO level ≤ <i>ae_level</i>	
half_full	1 bit	Output	FIFO half full output, active high	
almost_full	1 bit	Output	FIFO almost full output, active high, asserted when FIFO level $\geq (depth - af_level)$	
full	1 bit	Output	FIFO full output, active high	
ram_full	1 bit	Output	RAM full output, active high	
error	1 bit	Output	FIFO error output, active high	
part_wd	1 bit	Output	Partial word, active high (for data_in_width < data_out_width only; otherwise, tied low)	
wr_data	<pre>max (data_in_width, data_out_width) bit(s)</pre>	Output	FIFO controller output data to RAM	
wr_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Output	Address output to write port of RAM	
rd_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Output	Address output to read port of RAM	
data_out	<i>data_out_width</i> bit(s)	Output	FIFO data to pop	

Table 1: Pin Description (Continued)




DW_asymfifoctl_s1_sf Asymmetric I/O Synchronous (Single Clock) FIFO Controller with Static

Parameter	Values	Description
data_in_width	1 to 256	Width of the data_in bus. Values for data_in_width must be in an integer-multiple relationship with data_out_width. That is, either data_in_width = $K \times data_out_width$, or data_out_width = $K \times data_in_width$, where K is an integer.
data_out_width	1 to 256	Width of the data_out bus. data_out_width must be in an integer-multiple relationship with $data_in_width$. That is, either $data_in_width = K \times data_out_width$, or $data_out_width = K$ $\times data_in_width$, where K is an integer.
depth	2 to 2^{24}	Number of memory elements used in the FIFO (addr_width = ceil[log ₂ (<i>depth</i>)])
ae_level	1 to <i>depth</i> – 1	Almost empty level (the number of words in the FIFO at or below which the almost_empty flag is active)
af_level	1 to <i>depth</i> – 1	Almost full level (the number of empty memory locations in the FIFO at which the almost_full flag is active.
err_mode	0 to 2	Error mode
	Default: 1	 0 = underflow/overflow with pointer latched checking, 1 = underflow/overflow latched checking, 2 = underflow/overflow unlatched checking).
rst_mode	0 or 1	Reset mode
	Default: 1	0 = asynchronous reset, 1 = synchronous reset).
byte_order	0 or 1 Default: 0	Order of bytes or subword [<i>subword</i> < 8 bits > <i>subword</i>] within a word
		0 = first byte is in most significant bits position; 1 = first byte is in the least significant bits position).

Table 2: Parameter Description

Table 3:	Synthesis	Implementations ^a
----------	-----------	------------------------------

Implementation Name Function		License Feature Required
rpl	Ripple carry synthesis model	DesignWare
cl1	Partial carry look-ahead model	DesignWare
cl2	Full carry look-ahead model	DesignWare




DW_asymfifoctl_s2_sf

Asymmetric Synchronous (Dual-Clock) FIFO Controller with Static Flags

- Parameterized asymmetric input and output bit widths (must be integer-multiple relationship)
- Parameterized word depth
- Fully registered synchronous flag output ports
- Separate status flags for each clock domain
- FIFO empty, half full, and full flags
- Parameterized almost full and almost empty flags
- FIFO push error (overflow) and pop error (underflow) flags
- Single clock cycle push and pop operations
- Parameterized byte order within a word
- Word integrity flag for data_in_width < data_out_width
- Partial word flush for *data_in_width < data_out_width*
- Interfaces to common hard macro or compiled ASIC dual-port synchronous RAMs

Pin Name	Width	Direction	Function
clk_push	1 bit	Input	Input clock for push interface
clk_pop	1 bit	Input	Input clock for pop interface
rst_n	1 bit	Input	Reset input, active low
push_req_n	1 bit	Input	FIFO push request, active low
flush_n	1 bit	Input	Flushes the partial word into memory (fills in 0's) (for <i>data_in_width < data_out_width</i> only)
pop_req_n	1 bit	Input	FIFO pop request, active low
data_in	<i>data_in_width</i> bit(s)	Input	FIFO data to push
rd_data	<pre>max (data_in_width, data_out_width) bit(s)</pre>	Input	RAM data input to FIFO controller





DW_asymfifoctl_s2_sf Asymmetric Synchronous (Dual-Clock) FIFO Controller with Static Flags

Table 1: Pin Description	on (Continued)
--------------------------	----------------

Pin Name	Width	Direction	Function
we_n	1 bit	Output	Write enable output for write port of RAM, active low
push_empty	1 bit	Output	FIFO empty ^a output flag synchronous to clk_push, active high
push_ae	1 bit	Output	FIFO almost empty ^a output flag synchronous to clk_push, active high (determined by push_ae_lvl parameter)
push_hf	1 bit	Output	FIFO half full ^a output flag synchronous to clk_push, active high
push_af	1 bit	Output	FIFO almost full ^a output flag synchronous to clk_push, active high (determined by push_af_lvl parameter)
push_full	1 bit	Output	FIFO's RAM full ^a output flag (including the input buffer of FIFO controller for <i>data_in_width < data_out_width</i>) synchronous to clk_push, active high
ram_full	1 bit	Output	FIFO's RAM (excluding the input buffer of FIFO controller for <i>data_in_width < data_out_width</i>) full output flag synchronous to clk_push, active high
part_wd	1 bit	Output	Partial word accumulated in the input buffer synchronous to clk_push, active high (for <i>data_in_width < data_out_width</i> only; otherwise, tied low)
push_error	1 bit	Output	FIFO push error (overrun) output flag synchronous to clk_push, active high
pop_empty	1 bit	Output	FIFO empty ^b output flag synchronous to clk_pop, active high
pop_ae	1 bit	Output	FIFO almost empty ^b output flag synchronous to clk_pop, active high (determined by pop_ae_lvl parameter)
pop_hf	1 bit	Output	FIFO half full ^b output flag synchronous to clk_pop, active high
pop_af	1 bit	Output	FIFO almost full ^b output flag synchronous to clk_pop, active high (determined by pop_af_lvl parameter)

DW_asymfifoctl_s2_sf Asymmetric Synchronous (Dual-Clock) FIFO Controller with Static Flags




Table 1:	Pin	Description	(Continued)
----------	-----	-------------	-------------


Pin Name	Width	Direction	Function
pop_full	1 bit	Output	FIFO's RAM full ^b output flag (excluding the input buffer of FIFO controller for case <i>data_in_width < data_out_width</i>) synchronous to clk_pop, active high
pop_error	1 bit	Output	FIFO pop error (underrun) output flag synchronous to clk_pop, active high
wr_data	max (<i>data_in_width</i> , <i>data_out_width</i>) bit(s)	Output	FIFO controller output data to RAM
wr_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Output	Address output to write port of RAM
rd_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Output	Address output to read port of RAM
data_out	<i>data_out_width</i> bit(s)	Output	FIFO data to pop

a. As perceived by the push interface.

b. As perceived by the pop interface.

Parameter	Values	Description
data_in_width	1 to 256	Width of the data_in bus. data_in_width must be in an integer-multiple relationship with data_out_width. That is, either $data_in_width = K \times data_out_width$, or $data_out_width = K \times data_in_width$, where K is an integer.
data_out_width	1 to 256	Width of the data_out bus. data_out_width must be in an integer-multiple relationship with data_in_width. That is, either $data_in_width = K \times data_out_width$, or $data_out_width = K \times data_in_width$, where K is an integer.
depth	4 to 2^{24}	Number of words that can be stored in FIFO
push_ae_lvl	1 to <i>depth</i> – 1	Almost empty level for the push_ae output port (the number of words in the FIFO at or below which the push_ae flag is active)
push_af_lvl	1 to <i>depth</i> – 1	Almost full level for the push_af output port (the number of empty memory locations in the FIFO at which the push_af flag is active)
pop_ae_lvl	1 to <i>depth</i> – 1	Almost empty level for the pop_ae output port (the number of words in the FIFO at or below which the pop_ae flag is active)
pop_af_lvl	1 to <i>depth</i> – 1	Almost full level for the pop_af output port (the number of empty memory locations in the FIFO at which the pop_af flag is active)
err_mode	0 or 1	Error mode
		0 = stays active until reset [latched], 1 = active only as long as error condition exists [unlatched])

Table 2: Parameter Description



DW_asymfifoctl_s2_sf Asymmetric Synchronous (Dual-Clock) FIFO Controller with Static Flags

Parameter	Values	Description
push_sync	1 to 3	Push flag synchronization mode
		 1 = single register synchronization from pop pointer, 2 = double register, 3 = triple register)
pop_sync	1 to 3	Pop flag synchronization mode
		 1 = single register synchronization from push pointer, 2 = double register, 3 = triple register)
rst_mode	0 or 1	Reset mode
		0 = asynchronous reset, 1 = synchronous reset)
byte_order	0 or 1	Order of bytes or subword within a word
	Default: 0	0 = first byte is in most significant bits position; 1 = first byte is in the least significant bits position).

Table 2: Parameter Description (Continued)

Table 3: Synthesis Implementations^a

Implementation Name	Function	License Feature Required
rpl	Ripple carry synthesis model	DesignWare
cl2	Full carry look-ahead model	DesignWare

DW_fifoctl_s1_df

DW_fifoctl_s1_df

Synchronous (Single Clock) FIFO Controller with Dynamic Flags

- Fully registered synchronous address and flag output ports
- All operations execute in a single clock cycle
- FIFO empty, half full, and full flags
- FIFO error flag indicating underflow, overflow, and pointer corruption
- Dynamically programmable almost full and almost empty flags
- Parameterized word depth
- Parameterized reset mode (synchronous or asynchronous)
- Interfaces to common hard macro or compiled ASIC dual-port synchronous RAMs

Pin Name	Width	Direction	Function
clk	1 bit	Input	Input clock
rst_n	1 bit	Input	Reset input, active low
			asynchronous if rst_mode = 0, synchronous if rst_mode = 1
push_req_n	1 bit	Input	FIFO push request, active low
pop_req_n	1 bit	Input	FIFO pop request, active low
diag_n	1 bit	Input	Diagnostic control
			for err_mode = 0, NC for other err_mode values, active low
ae_level	ceil(log ₂ [<i>depth</i>]) bit(s)	Input	Almost empty level (the number of words in the FIFO at or below which the almost_empty flag is active)

Table 1: Pin Description

wr_addr push_req_n we n pop_req_n rd_addr ae_level full af_thresh almost_full half_full diag_n almost_empty empty > clk error rst_n





Pin Name	Width	Direction	Function
af_thresh	ceil(log ₂ [<i>depth</i>]) bit(s)	Input	Almost full threshold (the number of words stored in the FIFO at or above which the almost_full flag is active)
we_n	1 bit	Output	Write enable output for write port of RAM, active low
empty	1 bit	Output	FIFO empty output, active high
almost_empty	1 bit	Output	FIFO almost empty output, active high
half_full	1 bit	Output	FIFO half full output, active high
almost_full	1 bit	Output	FIFO almost full output, active high
full	1 bit	Output	FIFO full output, active high
error	1 bit	Output	FIFO error output, active high
wr_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Output	Address output to write port of RAM
rd_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Output	Address output to read port of RAM

 Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Description
depth	2 to 2^{24}	Number of memory elements used in FIFO [used to size the address ports]
err_mode	0 to 2	Error mode
	Default: 0	0 = underflow/overflow and pointer latched checking, 1 = underflow/overflow latched checking, 2 = underflow/overflow unlatched checking
rst_mode	0 or 1	Reset mode
	Default: 0	0 = asynchronous reset, 1 = synchronous reset

Table 3: Synthesis Implementations

Implementation Name	Function	License Feature Required
rtl ^a	Synthesis Model	DesignWare

a. The implementation, "rtl" replaces the obsolete implementations "rpl," "cl1," and "cl2." Information messages listing implementation replacements (SYNDB-37) may be generated by DC at compile time. Existing designs that specify an obsolete implementation ("rpl," "cl1," and "cl2") will automatically have that implementation replaced by the new superseding implementation ("rtl") noted by an information message (SYNDB-36) generated during DC compilation. The new implementation is capable of producing any of the original architectures automatically based on user constraints.




DW_fifoctl_s1_sf

Synchronous (SingleClock) FIFO Controller with Static Flags

- Fully registered synchronous address and flag output ports
- All operations execute in a single clock cycle
- FIFO empty, half full, and full flags
- FIFO error flag indicating underflow, overflow, and pointer corruption
- Parameterized word depth
- Parameterized almost full and almost empty flags
- Parameterized reset mode (synchronous or asynchronous)
- Interfaces to common hard macro or compiled ASIC dual-port synchronous RAMs

Pin Name	Width	Direction	Function
clk	1 bit	Input	Input clock
rst_n	1 bit	Input	Reset input, active low
			asynchronous if rst_mode = 0, synchronous if rst_mode = 1
push_req_n	1 bit	Input	FIFO push request, active low
pop_req_n	1 bit	Input	FIFO pop request, active low
diag_n	1 bit	Input	Diagnostic control
			for err_mode = 0, NC for other err_mode values), active low
we_n	1 bit	Output	Write enable output for write port of RAM, active low
empty	1 bit	Output	FIFO empty output, active high
almost_empty	1 bit	Output	FIFO almost empty output, asserted when FIFO level <i>≤ae_level</i> , active high
half_full	1 bit	Output	FIFO half full output, active high
almost_full	1 bit	Output	FIFO almost full output, asserted when FIFO level \geq (<i>depth</i> – <i>af_level</i>), active high
full	1 bit	Output	FIFO full output, active high
error	1 bit	Output	FIFO error output, active high





DW_fifoctl_s1_sf Synchronous (SingleClock) FIFO Controller with Static Flags

Table 1: Pin Description (Continued)

Pin Name	Width	Direction	Function
wr_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Output	Address output to write port of RAM
rd_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Output	Address output to read port of RAM

Table 2: Parameter Description

Parameter	Values	Function
depth	2 to 2^{24}	Number of memory elements used in FIFO (used to size
	Default: 4	the address ports)
ae_level	1 to <i>depth</i> – 1	Almost empty level (the number of words in the FIFO at
	Default: 1	or below which the almost_empty flag is active)
af_level	1 to <i>depth</i> – 1	Almost full level (the number of empty memory locations
	Default: 1	in the FIFO at which the almost_full flag is active.)
err_mode	0 to 2	Error mode
	Default: 0	0 = underflow/overflow and pointer latched checking, 1 = underflow/overflow latched checking, 2 = underflow/overflow unlatched checking
rst_mode	0 or 1	Reset mode
	Default: 0	0 = asynchronous reset, 1 = synchronous reset

Table 3: Synthesis Implementations^a

Implementation NameFunction		License Feature Required
rpl	Ripple carry synthesis model	DesignWare
cl1	Partial carry look-ahead model	DesignWare
cl2	Full carry look-ahead model	DesignWare


DW_fifoctl_s2_sf Synchronous (Dual Clock) FIFO Controller with Static Flags



DW_fifoctl_s2_sf

Synchronous (Dual Clock) FIFO Controller with Static Flags

- Fully registered synchronous flag output ports
- Single clock cycle push and pop operations
- Separate status flags for each clock system
- FIFO empty, half full, and full flags
- FIFO push error (overflow) and pop error (underflow) flags
- Parameterized word depth
- Parameterized almost full and almost empty flag thresholds
- Interfaces to common hard macro or compiled ASIC dual-port synchronous RAMs



Pin Name	Width	Direction	Function
clk_push	1 bit	Input	Input clock for push interface
clk_pop	1 bit	Input	Input clock for pop interface
rst_n	1 bit	Input	Reset input, active low
push_req_n	1 bit	Input	FIFO push request, active low
pop_req_n	1 bit	Input	FIFO pop request, active low
we_n	1 bit	Output	Write enable output for write port of RAM, active low
push_empty	1 bit	Output	FIFO empty ^a output flag synchronous to clk_push, active high
push_ae	1 bit	Output	FIFO almost empty ^a output flag synchronous to clk_push, active high (determined by push_ae_lvl parameter)
push_hf	1 bit	Output	FIFO half full ^a output flag synchronous to clk_push, active high
push_af	1 bit	Output	FIFO almost full ^a output flag synchronous to clk_push, active high (determined by push_af_lvl parameter)



DW_fifoctl_s2_sf Synchronous (Dual Clock) FIFO Controller with Static Flags

Table 1:	Pin	Description	(Continued)
----------	-----	-------------	-------------

Pin Name	Width	Direction	Function
push_full	1 bit	Output	FIFO full ^a output flag synchronous to clk_push, active high
push_error	1 bit	Output	FIFO push error (overrun) output flag synchronous to clk_push, active high
pop_empty	1 bit	Output	FIFO empty ^b output flag synchronous to clk_pop, active high
pop_ae	1 bit	Output	FIFO almost empty ^b output flag synchronous to clk_pop, active high (determined by pop_ae_lvl parameter)
pop_hf	1 bit	Output	FIFO half full ^b output flag synchronous to clk_pop, active high
pop_af	1 bit	Output	FIFO almost full ^b output flag synchronous to clk_pop, active high (determined by pop_af_lvl parameter)
pop_full	1 bit	Output	FIFO full ^b output flag synchronous to clk_pop, active high
pop_error	1 bit	Output	FIFO pop error (underrun) output flag synchronous to clk_pop, active high
wr_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Output	Address output to write port of RAM
rd_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Output	Address output to read port of RAM
push_word_count	ceil(log ₂ [<i>depth</i> +1]) bit(s)	Output	Words in FIFO (as perceived by the push/pop interface)
pop_word_count	ceil(log ₂ [<i>depth</i> +1]) bit(s)	Output	Words in FIFO (as perceived by the push/pop interface)
test	1 bit	Input	Active high, test input control for inserting scan test lock-up latches

a. As perceived by the push interface.

b. As perceived by the pop interface.

Parameter	Values	Description
depth	4 to 2 ²⁴	Number of words that can be stored in FIFO
	Default: 8	
push_ae_lvl	1 to <i>depth</i> – 1 Default: 2	Almost empty level for the push_ae output port (the number of words in the FIFO at or below which the push_ae flag is active)

•


DW_fifoctl_s2_sf	
Synchronous (Dual Clock) FIFO Controller with Static Flags

Parameter	Values	Description				
push_af_lvl	1 to <i>depth</i> – 1 Default: 2	Almost full level for the push_af output port (the number of empty memory locations in the FIFO at which the push_af flag is active)				
pop_ae_lvl	1 to <i>depth</i> – 1 Default: 2	Almost empty level for the pop_ae output port (the number of words in the FIFO at or below which the pop_ae flag is active)				
pop_af_lvl	1 to <i>depth</i> – 1 Default: 2	Almost full level for the pop_af output port (the number of empty memory locations in the FIFO at which the pop_af flag is active)				
err_mode	0 or 1	Error mode				
	Default: 0	0 = stays active until reset [latched], 1 = active only as long as error condition exists [unlatched]				
push_sync	1 to 3	Push flag synchronization mode				
	Default: 2	 1 = single register synchronization from pop pointer, 2 = double register, 3 = triple register) 				
pop_sync	1 to 3	Pop flag synchronization mode				
	Default: 2	 1 = single register synchronization from push pointer, 2 = double register, 3 = triple register 				
rst_mode	0 or 1	Reset mode				
	Default: 0	0 = asynchronous reset, 1 = synchronous reset)				
tst_mode	0 or 1	Test Mode				
	Default: 0	0 = test input not connected 1 = lock-up latches inserted for scan test				

Table 2: Parameter Description (Continued)

Table 3: Synthesis Implementations^a

Implementation Name	Function	License Feature Required
rpl	Ripple Carry synthesis model	DesignWare
cl2	Full Carry lookahead model	DesignWare



Memory - Registers


Memory – Registers

This section documents the various memory registers found in the library of DesignWare Building Block IP.

DW03_pipe_reg Pipeline Register

DW03_pipe_reg Pipeline Register

• Parameterized data width and depth




Pin Name	Width	Direction	Function
А	<i>width</i> bit(s)	Input	Input data bus
clk	1 bit	Input	Clock
В	width bit(s)	Output	Output data bus


Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Description
depth	≥1	Depth of registers
width	≥1	Width of A and B buses

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare






DW03_reg_s_pl Register with Synchronous Enable Reset

DW03_reg_s_pl

Register with Synchronous Enable Reset

- Parameterizable data width
- Parameterized reset to any constant value
- Multiple synthesis implementations



DWL Sythesizable IP

Table 1: Pin Description

Pin Name	Width	Direction	Function
d	<i>width</i> bit(s)	Input	Input data bus
clk	1 bit	Input	Clock
reset_N	1 bit	Input	Synchronous reset
enable	1 bit	Input	Enables all operations
q	width bi(s)	Output	Output data bus

Table 2: Parameter Description

Parameter	Values	Description
width	1 to 31	Width of d and q buses
	Default: 8	
reset_value	0 to 2^{width} -1 when width \leq 31;	Resets to a constant
	0 when width \geq 32	
	Default: 0	

Table 3: Synthesis Implementations^a

Implementation Name	Function	License Feature Required
str	Single-bit flip-flops synthesis model	DesignWare
mbstr	Multiple-bit flip-flops synthesis model	DesignWare


a. During synthesis, Design Compiler will select the appropriate architecture for your constraints. However, you may force Design Compiler to use one of the architectures described in this table. For more details, please refer to the *DesignWare Building Block IP User Guide*.

DW04_shad_reg Shadow and Multibit Register

DW04_shad_reg

Shadow and Multibit Register

- Captures the state of system registers dynamically during system operation
- Serial access on shadow register to scan out the state of captured data
- Constructed with multibit flip-flop cells where possible; can be used as a simple, non-shadowed multibit register
- Parameterized width and number of registers (one or two)




Pin Name	Width	Direction	Function
datain	<i>width</i> bit(s)	Input	Data input driving the input to the system register
sys_clk	1 bit	Input	Clock that samples the system register, positive edge triggered
shad_clk	1 bit	Input	Signal that clocks the output of the system register into the shadow register, positive edge triggered
reset	1 bit	Input	Asynchronous reset signal that clears the system and shadow registers
SI	1 bit	Input	Serial scan input, clocked by shad_clk when SE is high
SE	1 bit	Input	Serial scan enable signal, active high. Enables scan only on the shadow register.
sys_out	width bit(s)	Output	Output of the system register
shad_out	width bit(s)	Output	Parallel output of the shadow register that lags the system register by one cycle
SO	1 bit	Output	Serial scan output from shadow register. When SE is low, represents the state of the MSB of the shadow register. When SE is high, each successive bit is shifted up one and SI is clocked into the LSB.

Table 1: Pin Description


Table 2: Parameter Description

Parameter	Values	Description
width ¹	1 to 512 ^a	Defines the width of the system and shadow registers, and the input and output buses
bld_shad_reg	0 or 1	Defines whether to build both the system and shadow registers (bld_shad_reg = 1) or just the system register (bld_shad_reg = 0)

a. The upper bound of the legal range is a guideline to ensure reasonable compile times.



DW04_shad_reg Shadow and Multibit Register



Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare

DW03_shftreg Shift Register

DW03_shftreg Shift Register

- Parameterized word length
- Active low shift enable
- Active low load enable





Table 1: Pin Description

Pin Name	Width	Direction	Function
clk	1 bit	Input	Clock
s_in	1 bit	Input	Serial shift input
p_in	<i>length</i> bit(s)	Input	Parallel input
shift_n	1 bit	Input	Shift enable, active low
load_n	1 bit	Input	Parallel load enable, active low
p_out	<i>length</i> bit(s)	Output	Shift register parallel output

Table 2: Parameter Description

Parameter	Values	Description
length	≥1	Length of shifter

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare





Memory – Synchronous RAMs

Memory – Synchronous RAMs

This section documents the various DesignWare Building Block IP memory synchronous RAMs.






DW_ram_r_w_s_dff

Synchronous Write-Port, Asynchronous Read-Port RAM (Flip-Flop-Based)

- Parameterized word depth
- Parameterized data width
- Synchronous static memory
- Parameterized reset mode (synchronous or asynchronous)
- Inferable from Behavioral Compiler
- High testability using DFT Compiler



Pin Name	Width	Direction	Function
clk	1 bit	Input	Clock
rst_n	1 bit	Input	Reset, active low
cs_n	1 bit	Input	Chip select, active low
wr_n	1 bit	Input	Write enable, active low
rd_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Input	Read address bus
wr_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Input	Write address bus
data_in	<i>data_width</i> bit(s)	Input	Input data bus
data_out	<i>data_width</i> bit(s)	Output	Output data bus

Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Description
data_width	1 to 256	Width of data_in and data_out buses
depth	2 to 256	Number of words in the memory array (address width)
rst_mode	0 or 1	Determines the reset methodology:
		0 = rst_n asynchronously initializes the RAM, 1 = rst_n synchronously initializes the RAM

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare



DW_ram_r_w_s_lat Synchronous Write Port, Asynchronous Read Port RAM (Latch-Based)

DW_ram_r_w_s_lat

Synchronous Write Port, Asynchronous Read Port RAM (Latch-Based)

- Parameterized word depth
- Parameterized data width
- Synchronous static memory
- Inferable from Behavioral Compiler




Table 1: Pin Description

Pin Name	Width	Direction	Function
clk	1 bit	Input	Clock
cs_n	1 bit	Input	Chip select, active low
wr_n	1 bit	Input	Write enable, active low
rd_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Input	Read address bus
wr_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Input	Write address bus
data_in	<i>data_width</i> bit(s)	Input	Input data bus
data_out	<i>data_width</i> bit(s)	Output	Output data bus

Table 2: Parameter Description

Parameter	Values	Description
data_width	1 to 256	Width of data_in and data_out buses
depth	2 to 256	Number of words in the memory array (address width)

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare






DW_ram_2r_w_s_dff

Synchronous Write Port, Asynchronous Dual Read Port RAM (Flip-Flop-Based)

- Parameterized word depth
- Parameterized data width
- Synchronous static memory
- Parameterized reset mode (synchronous or asynchronous)
- Inferable from Behavioral Compiler
- High testability using DFT Compiler



Pin Name	Width	Direction	Function
clk	1 bit	Input	Clock
rst_n	1 bit	Input	Reset, active low
cs_n	1 bit	Input	Chip select, active low
wr_n	1 bit	Input	Write enable, active low
rd1_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Input	Read1 address bus
rd2_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Input	Read2 address bus
wr_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Input	Write address bus
data_in	<i>data_width</i> bit(s)	Input	Input data bus
data_rd1_out	<i>data_width</i> bit(s)	Output	Output data bus for read1
data_rd2_out	<i>data_width</i> bit(s)	Output	Output data bus for read2

Table 1: Pin Description

Table 2:	Parameter	Description	
----------	-----------	-------------	--

Parameter	Values	Description	
data_width	1 to 256	Width of data_in and data_out buses	
depth	2 to 256	Number of words in the memory array (address width)	
rst_mode	0 or 1	Determines the reset methodology:	
		0 = rst_n asynchronously initializes the RAM, 1 = rst_n synchronously initializes the RAM	



DW_ram_2r_w_s_dff Synchronous Write Port, Asynchronous Dual Read Port RAM

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare






DW_ram_2r_w_s_lat

Synchronous Write Port, Asynchronous Dual Read Port RAM (Latch-Based)

- Parameterized word depth
- Parameterized data width
- Synchronous static memory
- Inferable from Behavioral Compiler



Pin Name	Width	Direction	Function
clk	1 bit	Input	Clock
cs_n	1 bit	Input	Chip select, active low
wr_n	1 bit	Input	Write enable, active low
rd1_addr	ceil(log ₂ [<i>depth</i>]) bit	Input	Read1 address bus
rd2_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Input	Read2 address bus
wr_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Input	Write address bus
data_in	<i>data_width</i> bit(s)	Input	Input data bus
data_rd1_out	<i>data_width</i> bit(s)	Output	Output data bus for read1
data_rd2_out	<i>data_width</i> bit(s)	Output	Output data bus for read2

Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Description
data_width	1 to 256	Width of data_in and data_out buses
depth	2 to 256	Number of words in the memory array (address width)

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare




DW_ram_rw_s_dff Synchronous Single Port Read/Write RAM (Flip-Flop-Based)

DW_ram_rw_s_dff

Synchronous Single Port Read/Write RAM (Flip-Flop-Based)

- Parameterized word depth
- Parameterized data width
- Synchronous static memory
- Parameterized reset mode (asynchronous or synchronous)
- Inferable by Behavioral Compiler
- High testability using DFT Compiler



DWL Sythesizable IP

Pin Name	Width	Direction	Function
clk	1 bit	Input	Clock
rst_n	1 bit	Input	Reset, active low
cs_n	1 bit	Input	Chip select, active low
wr_n	1 bit	Input	Write enable, active low
rw_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Input	Address bus
data_in	<i>data_width</i> bit(s)	Input	Input data bus
data_out	<i>data_width</i> bit(s)	Output	Output data bus

Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Description	
data_width	1 to 256	Width of data_in and data_out buses	
depth	2 to 256	Number of words in the memory array (address width)	
rst_mode	0 or 1	Determines the reset methodology:	
		0 = rst_n asynchronously initializes the RAM, 1 = rst_n synchronously initializes the RAM	

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare



DW_ram_rw_s_lat

Synchronous Single Port Read/Write RAM (Latch-Based)

- Parameterized word depth
- Parameterized data width
- Synchronous static memory
- Inferable from Behavioral Compiler




Table 1: Pin Description

Pin Name	Width	Direction	Function
clk	1 bit	Input	Clock
cs_n	1 bit	Input	Chip select, active low
wr_n	1 bit	Input	Write enable, active low
rw_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Input	Address bus
data_in	<i>data_width</i> bit(s)	Input	Input data bus
data_out	<i>data_width</i> bit(s)	Output	Output data bus

Table 2: Parameter Description

Parameter	Values	Description
data_width	1 to 256	Width of data_in and data_out buses
depth	2 to 256	Number of words in the memory array (address width)

Implementation Name	Function	License Feature Required	
str	Synthesis model	DesignWare	



Memory – Asynchronous RAMs

Memory – Asynchronous RAMs


This section documents the various DesignWare Building Block IP memory asynchronous RAMs.

DW_ram_r_w_a_dff Asynchronous Dual Port RAM (Flip-Flop-Based)

DW_ram_r_w_a_dff

Asynchronous Dual Port RAM (Flip-Flop-Based)

- Parameterized word depth
- Parameterized data width
- Asynchronous static memory
- Parameterized reset implementation
- High testability using DFT Compiler



Pin Name	Width	Direction	Function
rst_n	1 bit	Input	Reset, active low
cs_n	1 bit	Input	Chip select, active low
wr_n	1 bit	Input	Write enable, active low
test_mode	1 bit	Input	Enables test_clk
test_clk	1 bit	Input	Test clock to capture data during test_mode
rd_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Input	Read address bus
wr_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Input	Write address bus
data_in	<i>data_width</i> bit(s)	Input	Input data bus
data_out	<i>data_width</i> bit(s)	Output	Output data bus

Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Description	
data_width	1 to 256	Width of data_in and data_out buses	
depth	2 to 256	Number of words in the memory array (address width)	
rst_mode	0 or 1	Determines if the rst_n input is used.	
		0 = rst_n initializes the RAM, 1 = rst_n is not connected	

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare






DW_ram_r_w_a_lat Asynchronous Dual Port RAM (Latch-Based)

DW_ram_r_w_a_lat

Asynchronous Dual Port RAM (Latch-Based)

- Parameterized word depth
- Parameterized data width
- Asynchronous static memory
- Parameterized reset implementation



Pin Name	Width	Direction	Function
rst_n	1 bit	Input	Reset, active low
cs_n	1 bit	Input	Chip select, active low
wr_n	1 bit	Input	Write enable, active low
rd_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Input	Read address bus
wr_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Input	Write address bus
data_in	<i>data_width</i> bit(s)	Input	Input data bus
data_out	<i>data_width</i> bit(s)	Output	Output data bus

Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Description	
data_width	1 to 256	Width of data_in and data_out buses	
depth	2 to 256	Number of words in the memory array (address width)	
rst_mode	0 or 1	Determines if the rst_n input is used.	
		0= rst_n initializes the RAM, 1= rst_n is not connected	

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare


DW_ram_2r_w_a_dff Write Port, Dual Read Port RAM (Flip-Flop-Based)



DW_ram_2r_w_a_dff

Write Port, Dual Read Port RAM (Flip-Flop-Based)

- Parameterized word depth
- Parameterized data width
- Asynchronous static memory
- Parameterized reset implementation
- High testability using DFT Compiler



Pin Name	Width	Direction	Function
rst_n	1 bit	Input	Reset, active low
cs_n	1 bit	Input	Chip select, active low
wr_n	1 bit	Input	Write enable, active low
test_mode	1 bit	Input	Enables test_clk
test_clk	1 bit	Input	Test clock to capture data during test_mode
rd1_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Input	Read1 address bus
rd2_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Input	Read2 address bus
wr_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Input	Write address bus
data_in	<i>data_width</i> bit(s)	Input	Input data bus
data_rd1_out	<i>data_width</i> bit(s)	Output	Output data bus for read1
data_rd2_out	<i>data_width</i> bit(s)	Output	Output data bus for read2

Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Description	
data_width	1 to 256	Width of data_in and data_out buses	
depth	2 to 256	Number of words in the memory array (address width)	
rst_mode	0 or 1	Determines if the rst_n input is used.	
		0 = rst_n initializes the RAM, 1 = rst_n is not connected	



Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare

DW_ram_2r_w_a_lat Write Port, Dual Read Port RAM (Latch-Based)



DW_ram_2r_w_a_lat

Write Port, Dual Read Port RAM (Latch-Based)

- Parameterized word depth
- Parameterized data width
- Asynchronous static memory
- Parameterized reset implementation

			1
	rd1_addr		
	rd2_addr		
	wr_addr		
_	data_in	data_rd1_out	
		data_rd2_out	
	cs_n		
	wr_n	rst_n	
		rd2_addr wr_addr data_in cs_n wr_n	<pre>rd2_addr wr_addr data_in data_rd1_out data_rd2_out cs_n</pre>

Pin Name	Width	Direction	Function
rst_n	1 bit	Input	Reset, active low
cs_n	1 bit	Input	Chip select, active low
wr_n	1 bit	Input	Write enable, active low
rd1_addr	ceil(log ₂ [<i>depth</i>]) bit	Input	Read1 address bus
rd2_addr	ceil(log ₂ [<i>depth</i>]) bit	Input	Read2 address bus
wr_addr	ceil(log ₂ [<i>depth</i>]) bit	Input	Write address bus
data_in	data_width bit	Input	Input data bus
data_rd1_out	<i>data_width</i> bit	Output	Output data bus for read1
data_rd2_out	data_width bit	Output	Output data bus for read2

Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Description
data_width	1 to 256	Width of data_in and data_out buses
depth	2 to 256	Number of words in the memory array (address width)
rst_mode	0 or 1	Determines if the rst_n input is used.
		0 = rst_n initializes the RAM, 1 = rst_n is not connected

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare




DW_ram_rw_a_dff Asynchronous Single Port RAM (Flip-Flop-Based)

DW_ram_rw_a_dff

Asynchronous Single Port RAM (Flip-Flop-Based)

- Parameterized word depth
- Parameterized data width
- Asynchronous static memory
- Parameterized reset implementation
- High testability using DFT Compiler



Pin Name	Width	Direction	Function
rst_n	1 bit	Input	Reset, active low
cs_n	1 bit	Input	Chip select, active low
wr_n	1 bit	Input	Write enable, active low
test_mode	1 bit	Input	Enables test_clk
test_clk	1 bit	Input	Test clock to capture data during test_mode
rw_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Input	Address bus
data_in	<i>data_width</i> bit(s)	Input	Input data bus
data_out	<i>data_width</i> bit(s)	Output	Output data bus

Table 1: Pin Description

Table 2: Parameter Description

Parameter	Values	Description	
data_width	1 to 256	Width of data_in and data_out buses	
depth	2 to 256	Number of words in the memory array (address width)	
rst_mode	0 or 1	Determines if the rst_n input is used.	
		0 = rst_n initializes the RAM, 1 = rst_n is not connected	

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare

DW_ram_rw_a_lat Asynchronous Single-Port RAM (Latch-Based)

DW_ram_rw_a_lat

Asynchronous Single-Port RAM (Latch-Based)

- Parameterized word depth
- Parameterized data width
- Asynchronous static memory
- Parameterized reset implementation




Table 1: Pin Description

Pin Name	Width	Direction	Function
rst_n	1 bit	Input	Reset, active low
cs_n	1 bit	Input	Chip select, active low
wr_n	1 bit	Input	Write enable, active low
rw_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Input	Address bus
data_in	<i>data_width</i> bit(s)	Input	Input data bus
data_out	<i>data_width</i> bit(s)	Output	Output data bus

Table 2: Parameter Description

Parameter	Values	Description	
data_width	1 to 256	Width of data_in and data_out buses	
depth	2 to 256	Number of words in the memory array (address width)	
rst_mode	0 or 1	Determines if the rst_n input is used.	
		0 = rst_n initializes the RAM, 1 = rst_n is not connected	

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare





Memory – Stacks

Memory – Stacks

This section documents the various DesignWare Building Block IP memory stacks.

DW_stack Synchronous (Single-Clock) Stack


DW_stack

Synchronous (Single-Clock) Stack

- Parameterized word width and depth
- Stack empty and full status flags
- Stack error flag indicating underflow and overflow
- Fully registered synchronous flag output ports
- All operations execute in a single clock cycle
- D flip-flop based memory array for high testability
- Parameterized reset mode (synchronous or asynchronous)

Pin Name	Width	Direction	Function
clk	1 bit	Input	Input clock
rst_n	1 bit	Input	Reset input, active low
			asynchronous if rst_mode = 0 or 2, synchronous if rst_mode = 1 or 3
push_req_n	1 bit	Input	Stack push request, active low
pop_req_n	1 bit	Input	Stack pop request, active low
data_in	<i>data_width</i> bit(s)	Input	Stack push data
empty	1 bit	Output	Stack empty flag, active high
full	1 bit	Output	Stack full flag, active high
error	1 bit	Output	Stack error output, active high
data_out	<i>data_width</i> bit(s)	Output	Stack pop data

Table 1: Pin Description



data_out

full

empty

error


data_in

push_req_n

pop_req_n

rst_n

⊳ clk





Parameter	Values	Description
width	1 to 256	Width of data_in and data_out buses
	Default: None	
depth	2 to 256	Depth (in words) of memory array
	Default: None	
err_mode	0 or 1	Error mode
	Default: 0	0 = underflow/overflow error, hold until reset, 1 = underflow/overflow error, hold until next clock.
rst_mode	0 to 3	Reset mode
	Default: 0	 0 = asynchronous reset including memory, 1 = synchronous reset including memory, 2 = asynchronous reset excluding memory, 3 = synchronous reset excluding memory.

Table 2: Parameter Description

Table 3: Synthesis Implementations^a

Implementation Name	Function	License Feature Required
rpl	Ripple carry synthesis model	DesignWare
cl2	Full carry look-ahead model	DesignWare

a. During synthesis, Design Compiler will select the appropriate architecture for your constraints. However, you may force Design Compiler to use one of the architectures described in this table. For more details, please refer to the *DesignWare Building Block IP User Guide*.

DesignWare IP Family

DW_stackctl Synchronous (Single-Clock) Stack Controller


DW_stackctl

Synchronous (Single-Clock) Stack Controller

- Parameterized word width and depth
- Stack empty and full status flags
- Stack error flag indicating underflow and overflow
- Fully registered synchronous address and flag output ports
- All operations execute in a single clock cycle
- Parameterized reset mode (synchronous or asynchronous)
- Interfaces with common hard macro or compiled ASIC dual-port synchronous RAMs

Pin Name	Width	Direction	Function
clk	1 bit	Input	Input clock
rst_n	1 bit	Input	Reset input, active low
			asynchronous if rst_mode = 0, synchronous if rst_mode = 1
push_req_n	1 bit	Input	Stack push request, active low
pop_req_n	1 bit	Input	Stack pop request, active low
we_n	1 bit	Output	Write enable for RAM write port, active low
empty	1 bit	Output	Stack empty flag, active high
full	1 bit	Output	Stack full flag, active high
error	1 bit	Output	Stack error output, active high
wr_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Output	Address output to write port of RAM
rd_addr	ceil(log ₂ [<i>depth</i>]) bit(s)	Output	Address output to read port of RAM

Table 1: Pin Description







DW_stackctl Synchronous (Single-Clock) Stack Controller

Table 2:	Parameter	Description
----------	-----------	-------------

Parameter	Values	Function
depth	2 to 2 ²⁴ Default: None	Number of memory elements in the stack [used to size the address ports]
err_mode	0 or 1	Error mode
	Default: 0	0 = underflow/overflow error, hold until reset, 1 = underflow/overflow error, hold until next clock.
rst_mode	0 or 1	Reset mode
	Default: 0	0 = asynchronous reset, 1 = synchronous reset.

Table 3: Synthesis Implementations^a

Implementation Name	Function	License Feature Required
rpl	Ripple carry synthesis model	DesignWare
cl2	Full carry look-ahead model	DesignWare


a. During synthesis, Design Compiler will select the appropriate architecture for your constraints. However, you may force Design Compiler to use one of the architectures described in this table. For more details, please refer to the *DesignWare Building Block IP User Guide*.

Test – JTAG Overview



Test – JTAG Overview

The JTAG IP consist of a set of boundary scan IP. The boundary scan IP include a parameterized Test Access Port (TAP) controller (DW_tap) plus a set of boundary scan cells that you can use to implement a custom IEEE 1149.1 boundary scan test solution for your ASIC.






DW_tap TAP Controller

• IEEE Standard 1149.1 compliant

- Synchronous or asynchronous registers with respect to tck
- Supports the standard instructions EXTEST, SAMPLE/PRELOAD, and BYPASS
- Supports the optional instructions IDCODE, INTEST, RUNBIST, CLAMP, and HIGHZ
- Optional use of device identification register and **IDCODE** instruction
- Parameterized instruction register width



DWL	
Sythes	
izab	
le IP	

Pin Name	Width	Direction	Function
tck	1 bit	Input	Test clock
trst_n	1 bit	Input	Test reset, active low
tms	1 bit	Input	Test mode select
tdi	1 bit	Input	Test data in
so	1 bit	Input	Serial data from boundary scan register and data registers
bypass_sel	1 bit	Input	Selects the bypass register, active high
sentinel_val	width –1 bit(s)	Input	User-defined status bits
clock_dr	1 bit	Output	Clocks in data in asynchronous mode
shift_dr	1 bit	Output	Enables shifting of data in both synchronous and asynchronous mode
update_dr	1 bit	Output	Enables updating data in asynchronous mode
tdo	1 bit	Output	Test data out
tdo_en	1 bit	Output	Enable for tdo output buffer
tap_state	16 bits	Output	Current state of the TAP finite state machine
extest	1 bit	Output	EXTEST decoded instruction
samp_load	1 bit	Output	SAMPLE/PRELOAD decoded instruction
instructions	width bit(s)	Output	Instruction register output

Table 1: Pin Description

DW_tap TAP Controller



Table 1: Pin Description (Continued)

Pin Name	Width	Direction	Function
sync_capture_en	1 bit	Output	Enable for synchronous capture
sync_update_dr	1 bit	Output	Enables updating new data in synchronous_mode

Parameter Values Description 2 to 32 width Width of instruction register Default: None id 0 or 1 Determines whether the device identification register is present Default: 0 0 = not present, 1 = present0 to 15 4-bit version number version Default: 0 0 to 65535 16-bit part number part Default: 0 0 to 2047. 11-bit JEDEC manufacturer identity code man_num man_num $\neq 127$ Default: 0 0 or 1 Determines whether the bypass, device identification, and sync_mode instruction registers are synchronous with respect to tck Default: 0 0 = asynchronous, 1 = synchronous

Table 2: Parameter Description

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare or Test-IEEE-STD-1149-1




DW_tap_uc TAP Controller with USERCODE support

DW_tap_uc

TAP Controller with USERCODE support

- IEEE Standard 1149.1 compliant
- Synchronous or asynchronous registers with respect to tck
- Provides interface to supports the standard IEEE 1149.1 and optional instructions
- Optional use of device identification register and IDCODE instruction and support of USERCODE instruction
- User defined opcode for IDCODE
- Parameterized instruction register width
- External interface to program device identification register



Pin Name	Width	Direction	Function
tck	1 bit	Input	Test clock
trst_n	1 bit	Input	Test reset, active low
tms	1 bit	Input	Test mode select
tdi	1 bit	Input	Test data in
SO	1 bit	Input	Serial data from boundary scan register and data registers
bypass_sel	1 bit	Input	Selects the bypass register, active high
sentinel_val	width –1 bit(s)	Input	User-defined status bits
device_id_sel	1 bit	Input	Selects the device identification register, active high
user_code_sel	1 bit	Input	Selects the user_code_val bus for input in to the device identification register, active high
user_code_val	32 bits	Input	32-bit user defined code.
ver	4 bits	Input	4 bit version number

Table 1: Pin Description

DW_tap_uc TAP Controller with USERCODE support



Table 1. Pill Description (Continued)				
Pin Name	Width	Direction	Function	
ver_sel	1 bit	Input	Selects version from the parameter or the ver input port 0 = version (parameter) 1 = ver (input port)	
part_num	16 bits	Input	16 bit part number	
part_num_sel	1 bit	Input	Selects part from the parameter or the part_num from the input port 0 = part (parameter) 1 = part_num (input port)	
mnfr_id	11 bits	Input	11 bit JEDEC manufacturer's identity code (mnfr_id ≠ 127)	
mnfr_id_sel	1 bit	Input	Selects man_num from the parameter or mnfr_id from the input port 0 = man_num (parameter) 1 = mnfr_id (input port)	
clock_dr	1 bit	Output	Clocks in data in asynchronous mode	
shift_dr	1 bit	Output	Enables shifting of data in both synchronous and asynchronous mode	
update_dr	1 bit	Output	Enables updating data in asynchronous mode	
tdo	1 bit	Output	Test data out	
tdo_en	1 bit	Output	Enable for tdo output buffer	
tap_state	16 bits	Output	Current state of the TAP finite state machine	
instructions	<i>width</i> bit(s)	Output	Instruction register output	
sync_capture_en	1 bit	Output	Enable for synchronous capture	
sync_update_dr	1 bit	Output	Enables updating new data in synchronous_mode	

Table 1: Pin Description (Continued)

Table 2: Parameter Description

Parameter	Values	Description
width	2 to 32	Width of instruction register
	Default: None	
id	0 or 1 Default: 0	Determines whether the device identification register is present
		0 = not present, $1 = $ present
idcode_opcode	1 to $2^{\text{width-1}}$	Opcode for IDCODE.
	Default: 1	
version	0 to 15	4-bit version number
	Default: 0	



Table 2: Parameter Description (Continued)

Parameter	Values	Description
part	0 to 65535	16-bit part number
	Default: 0	
man_num	0 to 2047, man_num ≠ 127	11-bit JEDEC manufacturer identity code
	Default: 0	
sync_mode	0 or 1	Determines whether the bypass, device identification, and
	Default: 0	instruction registers are synchronous with respect to tck
		0 = asynchronous, 1 = synchronous


Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare or Test-IEEE-STD-1149-1

DW_bc_1 Boundary Scan Cell Type BC_1

DW_bc_1

Boundary Scan Cell Type BC_1

- IEEE Standard 1149.1 compliant
- Synchronous or asynchronous scan cells with respect to tck
- Supports the standard instructions: EXTEST, SAMPLE/ PRELOAD, and BYPASS
- Supports the optional instructions INTEST, RUNBIST, CLAMP, and HIGHZ



Pin Name	Width	Direction	Function
capture_clk	1 bit	Input	Clocks data into the capture stage
update_clk	1 bit	Input	Clocks data into the update stage
capture_en	1 bit	Input	Enable for data clocked into the capture stage, active low
update_en	1 bit	Input	Enable for data clocked into the update stage, active high
shift_dr	1 bit	Input	Enables the boundary scan chain to shift data one stage toward its serial output (tdo)
mode	1 bit	Input	Determines whether data_out is controlled by the boundary scan cell or by the data_in signal
si	1 bit	Input	Serial path from the previous boundary scan cell
data_in	1 bit	Input	Input data
data_out	1 bit	Output	Output data
SO	1 bit	Output	Serial path to the next boundary scan cell


Table 1: Pin Description

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare or Test-IEEE-STD-1149-1



DW_bc_2 Boundary Scan Cell Type BC_2

- IEEE Standard 1149.1 compliant
- Synchronous or asynchronous scan cells with respect to tck
- Supports the standard instructions: EXTEST, SAMPLE/ PRELOAD, and BYPASS
- Supports the optional instructions INTEST, RUNBIST, CLAMP, and HIGHZ



Pin Name	Width	Direction	Function
capture_clk	1 bit	Input	Clocks data into the capture stage
update_clk	1 bit	Input	Clocks data into the update stage
capture_en	1 bit	Input	Enable for data clocked into the capture stage, active low
update_en	1 bit	Input	Enable for data clocked into the update stage, active high
shift_dr	1 bit	Input	Enables the boundary scan chain to shift data one stage toward its serial output (tdo)
mode	1 bit	Input	Determines whether data_out is controlled by the boundary scan cell or by the data_in signal
si	1 bit	Input	Serial path from the previous boundary scan cell
data_in	1 bit	Input	Input data
data_out	1 bit	Output	Output data
SO	1 bit	Output	Serial path to the next boundary scan cell

Table 1: Pin Description

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare or Test-IEEE-STD-1149-1


DW_bc_3 Boundary Scan Cell Type BC_3



DW_bc_3

Boundary Scan Cell Type BC_3

- IEEE Standard 1149.1 compliant
- Synchronous or asynchronous scan cells with respect to tck
- Supports the standard instructions: EXTEST, SAMPLE/ PRELOAD, and BYPASS
- Supports the optional instructions INTEST, RUNBIST, CLAMP, and HIGHZ



Pin Name	Width	Direction	Function
capture_clk	1 bit	Input	Clocks data into the capture stage
capture_en	1 bit	Input	Enable for data clocked into capture stage, active low
shift_dr	1 bit	Input	Enables the boundary scan chain to shift data one stage toward its serial output (tdo)
mode	1 bit	Input	Determines whether data_out is controlled by the boundary scan cell or by the data_in signal
si	1 bit	Input	Serial path from the previous boundary scan cell
data_in	1 bit	Input	Input data from system input pin
data_out	1 bit	Output	Output data to IC logic
so	1 bit	Output	Serial path to the next boundary scan cell


Table 1: Pin Description

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare or Test-IEEE-STD-1149-1



DW_bc_4 Boundary Scan Cell Type BC_4

- IEEE Standard 1149.1 compliant
- Synchronous or asynchronous scan cells with respect to tck
- Supports the standard instructions: EXTEST, SAMPLE/ PRELOAD, and BYPASS



Pin Name	Width	Direction	Function
capture_clk	1 bit	Input	Clocks data into the capture stage
capture_en	1 bit	Input	Enable for data clocked into the capture stage, active low
shift_dr	1 bit	Input	Enables the boundary scan chain to shift data one stage toward its serial output (tdo)
si	1 bit	Input	Serial path from the previous boundary scan cell
data_in	1 bit	Input	Input data from system input pin
SO	1 bit	Output	Serial path to the next boundary scan cell
data_out	1 bit	Output	Output data

Table 1: Pin Description

Table 2: Synthesis Implementations


Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare or Test-IEEE-STD-1149-1

DW_bc_5 Boundary Scan Cell Type BC_5

DW_bc_5

Boundary Scan Cell Type BC_5

- IEEE Standard 1149.1 compliant
- Synchronous or asynchronous scan cells with respect to tck
- Supports the standard instructions: EXTEST, SAMPLE/ PRELOAD, and BYPASS
- Supports the optional instructions INTEST, RUNBIST, CLAMP, and HIGHZ



Pin Name	Width	Direction	Function
capture_clk	1 bit	Input	Clocks data into the capture stage
update_clk	1 bit	Input	Clocks data into the update stage
capture_en	1 bit	Input	Enable for data clocked into the capture stage, active low
update_en	1 bit	Input	Enable for data clocked into the update stage, active high
shift_dr	1 bit	Input	Enables the boundary scan chain to shift data one stage toward its serial output (tdo)
mode	1 bit	Input	Determines whether data_out is controlled by the boundary scan cell or by the data_in signal
intest	1 bit	Input	INTEST instruction signal
si	1 bit	Input	Serial path from the previous boundary scan cell
data_in	1 bit	Input	Input data from system input pin
data_out	1 bit	Output	Output data
SO	1 bit	Output	Serial path to the next boundary scan cell

Table 1: Pin Description


Table 2: Synthesis Implementations

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare or Test-IEEE-STD-1149-1



DW_bc_7 Boundary Scan Cell Type BC_7

- IEEE Standard 1149.1 compliant
- Synchronous or asynchronous scan cells with respect to tck
- Supports the standard instructions: EXTEST, SAMPLE/ PRELOAD, and BYPASS
- Supports the optional instructions INTEST, RUNBIST, CLAMP, and HIGHZ



Pin Name	Width	Direction	Function
capture_clk	1 bit	Input	Clocks data into the capture stage
update_clk	1 bit	Input	Clocks data into the update stage
capture_en	1 bit	Input	Enable for data clocked into the capture stage, active low
update_en	1 bit	Input	Enable for data clocked into the update stage, active high
shift_dr	1 bit	Input	Enables the boundary scan chain to shift data one stage toward its serial output (tdo)
mode1	1 bit	Input	Determines whether data_out is controlled by the boundary scan cell or by the output_data signal
mode2	1 bit	Input	Determines whether ic_input is controlled by the boundary scan cell or by the pin_input signal
si	1 bit	Input	Serial path from the previous boundary scan cell
pin_input	1 bit	Input	IC system input pin
control_out	1 bit	Input	Control signal for the output enable
output_data	1 bit	Input	IC output logic signal
ic_input	1 bit	Output	IC input logic signal
data_out	1 bit	Output	Output data
SO	1 bit	Output	Serial path to the next boundary scan cell

Table 1: Pin Description

DW_bc_7 Boundary Scan Cell Type BC_7



Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare or Test-IEEE-STD-1149-1



DW_bc_8

Boundary Scan Cell Type BC_8

Last Revised: Release DWF_0212

- IEEE Standard 1149.1-2001 compliant
- Synchronous or asynchronous scan cells with respect to tck
- Supports the standard instructions: EXTEST, SAMPLE/ PRELOAD, and BYPASS
- Supports the optional instructions RUNBIST, CLAMP, and HIGHZ

		-
	pin_input	
	si ic_input	_
	mode data_out so	_
	shift_dr	
	control_out	
	output_data	
-0	capture_en	
	update_en	
	> update_clk	
	>capture_clk	

Pin Name	Width	Direction	Function
capture_clk	1 bit	Input	Clocks data into the capture stage
update_clk	1 bit	Input	Clocks data into the update stage
capture_en	1 bit	Input	Enable for data clocked into the capture stage, active low
update_en	1 bit	Input	Enable for data clocked into the update stage, active high
shift_dr	1 bit	Input	Enables the boundary scan chain to shift data one stage toward its serial output (tdo)
mode	1 bit	Input	Determines whether data_out is controlled by the boundary scan cell or by the data_in signal
si	1 bit	Input	Serial path from the previous boundary scan cell
pin_input	1 bit	Input	IC system input pin
output_data	1 bit	Input	IC output logic signal
ic_input	1 bit	Output	Connected to IC input logic
data_out	1 bit	Output	Output data
SO	1 bit	Output	Serial path to the next boundary scan cell

Table 1: Pin Description

₽

DW_bc_8 Boundary Scan Cell Type BC_8



Table 2: Synthesis Implementations

Implementation Name	Function	License Feature Required
str	Synthesis model	or Test-IEEE-STD-1149-1

Table 3: Simulation Models

Model	Function
DW04.DW_BC_8_CFG_SIM	Design unit name for VHDL simulation
dw/dw04/src/DW_bc_8_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_bc_8.v	Verilog simulation model source code




DW_bc_9

Boundary Scan Cell Type BC_9

Last Revised: Release DWF_0212

- IEEE Standard 1149.1-2001 compliant
- Synchronous or asynchronous scan cells with respect to tck
- Supports the standard instructions: EXTEST, INTEST, SAMPLE/PRELOAD, and BYPASS
- Supports the optional instructions RUNBIST, CLAMP, and HIGHZ



Pin Name	Width	Direction	Function
capture_clk	1 bit	Input	Clocks data into the capture stage
update_clk	1 bit	Input	Clocks data into the update stage
capture_en	1 bit	Input	Enable for data clocked into the capture stage, active low
update_en	1 bit	Input	Enable for data clocked into the update stage, active high
shift_dr	1 bit	Input	Enables the boundary scan chain to shift data one stage toward its serial output (tdo)
mode1	1 bit	Input	Determines whether data_out is controlled by the boundary scan cell or by the data_in signal
mode2	1 bit	Input	Determines whether data_out is controlled by the boundary scan cell or by the data_in signal
si	1 bit	Input	Serial path from the previous boundary scan cell
pin_input	1 bit	Input	IC system input pin
output_data	1 bit	Input	IC output logic signal
data_out	1 bit	Output	Output data
SO	1 bit	Output	Serial path to the next boundary scan cell

Table 1: Pin Description

Table 2: Synthesis Implementations

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare or Test-IEEE-STD-1149-1

DW_bc_9 Boundary Scan Cell Type BC_9



Model	Function
DW04.DW_bc_9_CFG_SIM	Design unit name for VHDL simulation
dw/dw04/src/DW_bc_9_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_bc_9.v	Verilog simulation model source code




DW_bc_10

Boundary Scan Cell Type BC_10

Last Revised: Release DWF_0212

- IEEE Standard 1149.1-2001 compliant
- Synchronous or asynchronous scan cells with respect to tck
- Supports the standard instructions: EXTEST, SAMPLE/ PRELOAD, and BYPASS
- Supports the optional instructions RUNBIST, CLAMP, and HIGHZ



Pin Name	Width	Direction	Function
capture_clk	1 bit	Input	Clocks data into the capture stage
update_clk	1 bit	Input	Clocks data into the update stage
capture_en	1 bit	Input	Enable for data clocked into the capture stage, active low
update_en	1 bit	Input	Enable for data clocked into the update stage, active high
shift_dr	1 bit	Input	Enables the boundary scan chain to shift data one stage toward its serial output (tdo)
mode	1 bit	Input	Determines whether data_out is controlled by the boundary scan cell or by the data_in signal
si	1 bit	Input	Serial path from the previous boundary scan cell
pin_input	1 bit	Input	IC system input pin
output_data	1 bit	Input	IC output logic signal
data_out	1 bit	Output	Output data
SO	1 bit	Output	Serial path to the next boundary scan cell

Table 1: Pin Description

Table 2: Synthesis Implementations

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare or Test-IEEE-STD-1149-1

DW_bc_10 Boundary Scan Cell Type BC_10



Model	Function
DW04.DW_bc_10_CFG_SIM	Design unit name for VHDL simulation
dw/dw04/src/DW_bc_10_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_bc_10.v	Verilog simulation model source code

GTECH Library Overview

Synopsys provides the GTECH technology-independent library to aid users in developing technology-independent parts. Also, DesignWare IP often use these cells for their implementation. This generic technology library, called gtech.db, contains common logic elements. gtech.db can be found under the Synopsys root directory in libraries/syn. Simulation models are located under the Synopsys root directory in packages/gtech/src (VHDL) and packages/gtech/src_ver (Verilog).

For more information about the GTECH IP, refer to the *DesignWare GTECH Libraries Databook*.

AMBA Bus Fabric and Peripherals IP

AMBA is a standard bus architecture system developed by ARM for rapid development of processor-driven systems. AMBA also allows a number of bus peripherals and resources to be connected in a consistent way. The following Synopsys DesignWare AMBA 2.0-compliant components are briefly described in this section:

Name and Page	Description
DW_ahb, page 266	Advanced High-performance Bus (AHB)
DW_ahb_dmac, page 268	AHB Central Direct Memory Access (DMA) Controller
DW_ahb_eh2h, page 269	Enhanced AHB to AHB Bridge
DW_ahb_h2h, page 284	AHB to AHB Bridge
DW_ahb_icm, page 271	AMBA AHB Multi-layer Interconnection Matrix
DW_ahb_ictl, page 272	AHB Interrupt Controller
DW_apb, page 273	Advanced Peripheral Bus (APB)
DW_apb_gpio, page 274	General Purpose Programmable I/O
DW_apb_ictl, page 276	APB Interrupt Controller
DW_apb_i2c, page 275	APB I ² C Interface
DW_apb_rap, page 277	Remap and Pause
DW_apb_rtc, page 278	APB Real Time Clock
DW_apb_ssi, page 279	APB Synchronous Serial Interface
DW_apb_timers, page 281	Programmable Timers
DW_apb_uart, page 282	Universal Asynchronous Receiver/Transmitter
DW_apb_wdt, page 286	APB Watch Dog Timer

Table 1: Alphabetical List of the DesignWare AMBA Synthesizable IP

A brief introduction to the AMBA On-Chip Bus can be found at the following location:

http://www.synopsys.com/products/designware/dw_amba.html

DesignWare AMBA Connect

DesignWare AMBA Connect (page 287) is a highly flexible, integrated and feature-rich design environment that allows you to select, configure, interconnect, simulate, and synthesize DesignWare AMBA synthesizable IP and verification IP (VIP).

DesignWare AMBA QuickStart

The DesignWare AMBA QuickStart (page 288) is a collection of example designs for AMBA subsystems built with DesignWare AMBA On-chip Bus components. The QuickStart example designs are static, non-reconfigurable examples of complete subsystems that use DesignWare AMBA IIP and VIP components.

DW_ahb

Advanced High-Performance Bus



DW_ahb

Advanced High-Performance Bus

- Compliance with the AMBA Specification (Rev. 2.0)
- Configuration of AMBA Lite system
- Configuration of up to 15 masters in a non-AMBA Lite system
- Configuration of up to 15 slaves
- Configuration of data bus width of up to 256 bits
- System address width of 32 or 64 bits
- Configuration of system endianness big or little endian; can be controlled by external input or set during configuration of component
- Optional arbiter slave interface
- Optional internal decoder
- Programmable arbitration scheme:
- Weighted token
- Programmable or fixed priority
- Fair-Among-Equals
- Arbitration for up to 15 masters
- Individual grant signals for each

• Optional support for early burst termination


transfers

• Support for split, burst, and locked

- Configurable support for termination of undefined length bursts by masters of equal or higher priority
- Configurable or programmable priority assignments to masters
- Disabling of masters and protection against self disable
- Optional support for AMBA memory remap feature
- Optional support for pausing of the system, immediately or when bus is IDLE
- Contiguous and non-contiguous memory allocation options for slaves
- External debug mode signals, giving visibility

Also see the block diagram on the following page.

DW_ahb Advanced High-Performance Bus



The *DesignWare DW_ahb Databook* is available at:


Compliant

DW_ahb_dmac


AHB Central Direct Memory Access (DMA) Controller

- AMBA 2.0-compliant
- AHB slave interface used to program the DW_ahb_dmac
- AHB master interface(s)
 - Up to four independent AHB master interfaces that allows:
 - Up to four simultaneous DMA transfers
 - Masters that can be on different AMBA layers (multi-layer support)
 - Source and destination that can be on different AMBA layers (pseudo fly-by performance)
 - Configurable data bus width (up to 256 bits) for each AHB master interface
 - Configurable endianness for master interfaces

- Channels
 - Up to eight channels, one per source and destination pair
 - Unidirectional channels data transfers in one direction only
 - o Programmable channel priority
- Transfers
 - Support for memory-to-memory, memory-to-peripheral, peripheral-to-memory, and peripheral-to-peripheral DMA transfers
 - DW_ahb_dmac to or from APB peripherals through the APB bridge
- Configurable identification register
- Component parameters for configurable software driver support
- Encoded parameters
- AMBA Compliance Tool (ACT) certification



The *DesignWare DW_ahb_dmac Databook* is available at:





DW_ahb_eh2h

Enhanced AHB to AHB Bridge **Clocks**

- Asynchronous or synchronous clocks, any clock ratio
- Fully registered outputs
- Optional pipeline stages to reduce logic levels on bus inputs

AHB Slave interface

- Data width: 32,64,128, or 256 bits
- Address width: 32 or 64 bits
- Big or little endian
- Zero or two wait states OKAY response
- ERROR response
- No RETRY response
- SPLIT response
- HSPLIT generation
- Handling of multiple, outstanding split transactions
- Multiple HSELs
- HREADY low (alternative to SPLIT response) operation mode

Software interface

- Interrupt signal on write errors
- Interrupt status/clear registers

Sideband signals

- Input sstall pin to qualify an address phase for HREADY low operation mode
- Output sflush pin to monitor the flushing operation on the read buffer

AHB Master interface

- Data width: 32,64,128, or 256 bits
- Address width: 32 or 64 bits
- Big or little endian
- Lock and bus request generation
- SINGLE, INCR burst type generation for writes
- Any burst type generation for reads
- Downsizing of wider transfers

Write operations


- Configurable depth write buffer
- Buffered writes (always, HPROT is don't care)
- SPLIT response on write buffer full
- Maximum of two wait states on non-sequential access
- Zero wait states (full bandwidth) on sequential access
- Zero BUSY cycles (full bandwidth), secondary burst generation

Read operations

- Configurable depth read buffer
- Pre-fetched reads
- Non-prefetched reads
- SPLIT response on non-sequential (non yet prefetched) access
- Zero wait states (full bandwidth) on prefetched read data

DW_ahb_eh2h Enhanced AHB to AHB Bridge








DW_ahb_icm

AHB Multi-layer Interconnection Matrix

- Layer arbitration and master multiplexing
- Input stage address and control holding registers for each layer
- Mapping of slave response onto correct layer
- Returning of splits onto the correct layer
- Common clock and reset shared amongst all layers

- User-defined parameters:
 - o AMBA Lite
 - AHB address bus width, (same width on all layers)
 - AHB data bus width, (same width on each layer)
 - AHB master layers, (up to 4)
 - Split or non-split capable slave
 - Slave with/without multiple select lines
 - Slave with/without protection control
 - o Slave with/without burst control
 - Slave with/without lock control
 - o Layer release scheme
 - o Baseline arbitration scheme
 - External arbitration priority control



The *DesignWare DW_ahb_icm Databook* is available at:

DW_ahb_ictl AHB Interrupt Controller




DW_ahb_ictl

AHB Interrupt Controller

- 2 to 64 IRQ normal interrupt sources
- 1 to 8 FIQ fast interrupt sources (optional)
- Vectored interrupts (optional)
- Software interrupts
- Component parameters for configurable software driver support
- AMBA Compliance Tool (ACT) certification

- Priority filtering (optional)
- Masking
- Scan mode (optional)
- Programmable interrupt priorities (after configuration)
- Encoded parameters
- Note: Does not support split transfers



The *DesignWare DW_ahb_ictl Databook* is available at: http://www.synopsys.com/products/designware/docs




DW_apb Advanced Peripheral Bus

DW_apb

Advanced Peripheral Bus

- Compliance with the AMBA Specification (Rev. 2.0) (APB Bridge and APB bus functionality incorporated)
- AHB slave
- Supports up to 16 APB slaves
- Supports big- and little-endian AHB systems
- Supports little-endian APB slaves

- Supports 32, 64, 128, 256 AHB data buses
- Supports 8, 16, and 32-bit APB data buses
- Supports single and burst AHB transfers
- Supports synchronous hclk/pclk; hclk is an integer multiple of pclk
- The AHB slave side does not support SPLIT, RETRY or ERROR responses



The *DesignWare DW_apb Databook* is available at:

DW_apb_gpio APB General Purpose Programmable I/O




DW_apb_gpio


APB General Purpose Programmable I/O

- Up to 128 independently configurable pins (If more than 128 pins are required, another DW_apb_gpio should be instantiated.)
- Up to four ports, A to D, which are separately configurable
- Separate data registers and data direction registers for each port
- Configurable hardware and software control for each port, or for each bit of each port.
- Separate auxiliary data input, data output, and data control for each I/O in Hardware Control mode

- Independently controllable port bits
- Configurable interrupt mode for Port A
- Configurable debounce logic with an external slow clock to debounce interrupts
- Option to generate single or multiple interrupts
- GPIO Component Type register
- GPIO Component Version register
- Configurable reset values on output ports



The *DesignWare DW_apb_gpio Databook* is available at: http://www.synopsys.com/products/designware/docs






DW_apb_i2c

APB I²C Interface

- Two-wire I²C serial interface
- Three speeds:
 - Standard mode (100 Kb/s)
 - o Fast mode (400 Kb/s)
 - High-speed mode (3.4 Mb/s)
 - Supports clock synchronization
- Master or slave I²C operation
- Supports multi-Master operation (bus arbitration)
- 7- or 10-bit addressing
- 7- or 10-bit combined format transfers
- Slave bulk transfer mode
- Component parameters for configurable software driver support

- Ignores CBUS addresses (an older ancestor of I²C that used to share the I²C bus)
- Transmit and receive buffers
- Interrupt or polled mode operation
- Handles Bit and Byte waiting at all bus speeds
- Simple software interface consistent with DesignWare APB peripherals
- Digital filter for the received SDA and SCL lines
- Support for APB data bus widths of 8, 16, and 32 bits
- DMA handshaking interface compatible with the DW_ahb_dmac handshaking interface



The *DesignWare DW_apb_i2c Databook* is available at:

DW_apb_ictl APB Interrupt Controller

Compliant

DW_apb_ictl


APB Interrupt Controller

- 2 to 64 IRQ normal interrupt sources
- 1 to 8 FIQ fast interrupt sources (optional)
- Vectored interrupts (optional)
- Software interrupts

- Priority filtering (optional)
- Masking
- Scan mode (optional)
- Programmable interrupt priorities (after configuration)

J Note

DW_apb_ictl is an exact replacement for the original component DW_amba_ictl (name change only).




The *DesignWare DW_apb_ictl Databook* is available at: http://www.synopsys.com/products/designware/docs



DW_apb_rap APB Remap and Pause

- Configuration of APB data bus width 8, 16, or 32
- Remap Control: Used to switch the DW_ahb address decoder from boot mode to normal mode operation.
- Pause Mode: Used to put the DW_ahb's arbiter into low-power (pause) mode.
- In pause mode the dummy master is granted the AHB bus until an interrupt occurs.
- Reset Status Register: Keeps track of status from up to eight separate system reset signals.
- Identification Code Register: Implements a configurable, read-only ID register



The *DesignWare DW_apb_rap Databook* is available at: http://www.synopsys.com/products/designware/docs

DW_apb_rtc APB Real Time Clock




DW_apb_rtc APB Real Time Clock

• APB slave interface with read/write coherency for registers

- Incrementing counter and comparator for interrupt generation
- Free-running pclk
- User-defined parameters:
 - o APB data bus width
 - o Counter width
 - Clock relationship between bus clock and counter clock
 - o Interrupt polarity level
 - o Interrupt clock domain location
 - Counter enable mode
 - Counter wrap mode

- Some uses of the DW_apb_rtc are:
 - Real-time clock used with software for keeping track of time
 - Long-term, exact chronometer When clocked with a 1 Hz clock, it can keep track of time from now up to 136 years in the future
 - Alarm function generates an interrupt after a programmed number of cycles
 - Long-time, base counter clocked with a very slow clock signal



The *DesignWare DW_apb_rtc Databook* is available at:



DW_apb_ssi

APB Synchronous Serial Interface


- AMBA APB interface Allows for easy integration into an AMBA System on Chip (SoC) implementation.
- Scalable APB data bus width Supports APB data bus widths of 8, 16, and 32 bits.
- Serial-master or serial-slave operation – Enables serial communication with serial-master or serial-slave peripheral devices.
- DMA Controller Interface Enables the DW_apb_ssi to interface to a DMA controller over the AMBA bus using a handshaking interface for transfer requests.
- Independent masking of interrupts Master collision, transmit FIFO overflow, transmit FIFO empty, receive FIFO full, receive FIFO underflow, and receive FIFO overflow interrupts can all be masked independently.
- Multi-master contention detection Informs the processor of multiple serial-master accesses on the serial bus.
- Bypass of meta-stability flip-flops for synchronous clocks – When the APB clock (pclk) and the DW_apb_ssi serial clock (ssi_clk) are synchronous, meta-stable flip-flops are not used when transferring control signals across these clock domains.

- Programmable features:
 - Serial interface operation Choice of Motorola SPI, Texas Instruments Synchronous Serial Protocol or National Semiconductor Microwire.
 - Clock bit-rate Dynamic control of serial bit rate of data transfer; used in only serial-master mode.
 - Data Item size (4 to 16 bits) Item size of each data transfer under control of programmer.
- Configurable features:
 - FIFO depth Configurable depth of transmit and receive FIFO buffers from 2 to 256 words deep; FIFO width fixed at 16 bits.
 - Number of slave select outputs –
 When operating as serial master, 1 to 16 serial slave-select output signals can be generated.
 - Hardware/software slave-select Dedicated hardware slave-select lines or software control for targeting serial-slave device.
 - Combined or individual interrupt lines
 - Interrupt polarity Selects serial-clock phase of SPI format directly after reset.


DW_apb_ssi

APB Synchronous Serial Interface





The DesignWare DW_apb_ssi Databook is available at:






DW_apb_timers

APB Programmable Timers

- Up to eight programmable timers
- Configurable timer width: 8 to 32 bits
- Support for two operation modes: free-running and user-defined count
- Support for independent clocking of timers
- Configurable polarity for each individual interrupt

- Configurable option for a single or combined interrupt output flag
- Configurable option to have read/write coherency registers for each timer
- Configurable option to include timer toggle output, which toggles each time counter reloads



The *DesignWare DW_apb_timers Databook* is available at: http://www.synopsys.com/products/designware/docs

DW_apb_uart APB Universal Asynchronous Receiver/Transmitter



DW_apb_uart

APB Universal Asynchronous Receiver/Transmitter

- Functionality based on the industry-standard 16550
- AMBA 2.0-compliant APB Interface with synthesis-selectable prdata and pwdata bus widths (8, 16, 32)
- Synthesis-selectable transmit and receive FIFO depths (None, 16, 32, 64, ..., 2048)
- Synthesis-selectable internal RAM based on DesignWare D-flip-flop (DW_ram_r_w_s_dff)
- Synthesis-selectable synchronous or asynchronous external Read Port RAM interface when external RAMs are selected
- Synthesis-selectable asynchronous serial clock support (pclk, or pclk and sclk)
- Synthesis-selectable "lock-up latch" insertion before clock boundary crossing, in two-clock implementations, for test purposes
- Synthesis-selectable (16750 compatible) Programmable Auto Flow Control mode (Auto CTS and Auto RTS). Auto Flow Control significantly reduces software load and increases system performance by automatically controlling serial data flow.


• Synthesis-selectable Programmable Transmitter Holding Register (THRE) Interrupt mode. This mode increases system performance by providing the host enough time to respond before the transmitter FIFO runs completely empty and allowing the software to completely fill the FIFO each transmission sequence.

- Synthesis-selectable IrDA SIR mode support with up to 115.2 Kbaud data rate.
- Programmable FIFO disabling.
- External memory read enable signals for RAM wake-up when external RAMs are selected.
- Support for any serial data baud rate, subject to the serial clock frequency, as follows: baud rate = (serial clock frequency) / (16 * divisor)
- Modem and status lines are independently controlled
- Extended diagnostic Loopback mode allows testing more Modem Control and Auto Flow Control features.

Also see the block diagram on the following page.



DW_apb_uart APB Universal Asynchronous Receiver/Transmitter



DW_apb_uart (Two Clock Domains) Note: Generalized internal diagram - not all signals are shown here

The *DesignWare DW_apb_uart Databook* is available at: http://www.synopsys.com/products/designware/docs DWL Sythesizable IP

DW_ahb_h2h AHB to AHB Bridge



DW_ahb_h2h AHB to AHB Bridge

System Level


- Configurable asynchronous or synchronous clocks any clock ratio
- Four clocking modes for synchronous clock configurations two with and two without clock enables
- Low-gate count implementation (minimum configuration below 2K gates)
- Sub-optimal throughput performance (non-buffered architecture)
- High clock-speed operations (fully registered outputs, operating frequency more than 300 MHz)


AHB Master Interface

- Configurable AHB address width (32 or 64 bits)
- Configurable AHB data width (32, 64, 128, or 256 bits)
- Configurable endianness
- HLOCK generation
- HBUSREQ generation
- HTRANS: generation of IDLE or NSEQ bus cycles
- Non-pipelined transfers: address phase always followed by IDLE cycles until data phase completes
- HBURST: fixed to SINGLE
- All other AHB control signals forwarded unchanged
- AHB Lite configuration to remove redundant logic
- Deadlock detection

AHB Slave Interface

- Deadlock protection: SPLIT response generation after deadlock detection at the master interface
- Bus held off (HREADY low) until the secondary transfer data phase completes and is acknowledged back from the master interface
- SPLIT response (from secondary) forwarded back to primary as RETRY
- Component ID code retrievable from read data bus
- Support for locked transfers (any HTRANS) through HMASTLOCK
- IDLE and BUSY non-locked cycles ignored





The *DesignWare DW_ahb_h2h Databook* is available at: http://www.synopsys.com/products/designware/docs



Compliant


DW_apb_wdt APB Watchdog Timer



DW_apb_wdt APB Watchdog Timer

- AMBA APB interface used to allow easy integration into AMBA System-on-Chip (SoC) implementations.
- Configurable APB data bus widths of 8, 16, and 32 bits.
- Configurable watchdog counter width of 16 to 32 bits.
- Counter counts down from a pre-set value to zero to indicate the occurrence of a timeout.
- Optional external clock enable signal to control the rate at which the counter counts.
- If a timeout occurs the DW_apb_wdt can perform one of the following operations:
 - Generate a system reset
 - First generate an interrupt and if this is not cleared by the service routine by the time a second timeout occurs then generate a system reset

- Programmable timeout range (period). The option of hard coding this value during configuration is available to reduce the register requirements.
- Optional dual programmable timeout period, used when the duration waited for the first kick is different than that required for subsequent kicks. The option of hard coding these values is available.
- Programmable and hard coded reset pulse length.
- Prevention of accidental restart of the DW_apb_wdt counter.
- Prevention of accidental disabling of the DW_apb_wdt.
- Optional support for Pause mode with the use of external pause enable signal.
- Test mode signal to decrease the time required during functional test.



The *DesignWare DW_apb_i2c Databook* is available at:



DesignWare AMBA Connect

Design environment for AMBA synthesizable and verification IP

DesignWare AMBA Connect is a highly flexible, integrated and feature-rich design environment that allows you to select, configure, interconnect, simulate, and synthesize DesignWare AMBA synthesizable IP and verification IP (VIP).

Connect also performs the following functions:

- Initializes the address map for the subsystem
- Generates the top-level subsystem RTL code
- Provides and executes a subsystem testbench using your chosen simulator

The testbench integrates the Synopsys AMBA Verification IP with your design and generates register-ping stimulus (in Verilog or C code) for every slave in the design.

Connect allows you to include empty DesignWare AMBA master and slave RTL shells with configurable I/O that you can manually replace with your own IP at a later stage by simply modifying a few files. Because you add these "placeholders" in the Connect subsystem, all DesignWare AMBA and non-AMBA connections to other blocks or top-level I/O are easily and correctly made in the Connect subsystem.

DesignWare AMBA Connect comes packaged with the following set of design starting points to ease initial AMBA subsystem creation:

- AHB subsystem A single AHB block
- Single layer simple A single AHB/APB AMBA subsystem with a single memory controller, interrupt controller, general purpose I/O and a UART
- Multi-layer interconnect matrix design A dual AHB AMBA subsystem with a single interconnect matrix sharing the memory controller, interrupt controller, general purpose I/O, UART, Synchronous Serial I/O, I2C and a dual master DMA
- Multi-layer Bridge A variant of the multi-layer design with a bridge replacing the interconnect matrix

DesignWare AMBA Connect also offers two "QuickStart" examples, which are described in the topic titled "DesignWare AMBA QuickStart" on page 288.

For more information about using DesignWare AMBA Connect, refer to the *DesignWare AMBA Connect Databook*, available at:

DesignWare AMBA QuickStart

Collection of example designs for AMBA subsystems



DesignWare AMBA QuickStart

Collection of example designs for AMBA subsystems

DesignWare AMBA QuickStart is a collection of example designs for AMBA subsystems built with DesignWare AMBA On-chip Bus synthesizable IP and verification IP components. The QuickStart demonstrates the following:

- How the DesignWare AMBA On-Chip Bus components and peripherals (synthesizable IP) integrate together.
- How to initialize and program (using C or Verilog BFM commands) the synthesizable component blocks to perform basic operating functions.
- How the DesignWare AMBA verification models and synthesizable components work together.
- How to connect and use a microprocessor model within a DesignWare AMBA subsystem.

QuickStart currently includes two example designs:

- QuickStart_SingleLayer This is a single-layer subsystem. This subsystem is an enhanced version of the QuickStart example that was included in the DesignWare AMBA 2004.05 release.
- QuickStart_MultiLayer This is a multi-layer subsystem with DMA, PCI, USB, ICM, AHB-bridge and other peripheral components.


The QuickStart_SingleLayer and QuickStart_MultiLayer subsystems include pre-configured instances of DesignWare AMBA Bus IP and peripheral components as shown in the following figures, respectively.

For more information about using DesignWare AMBA QuickStart, refer to the *DesignWare AMBA QuickStart_SingleLayer Guide* and the *DesignWare AMBA QuickStart_MultiLayer Guide* which are available at:

Compliant

DesignWare AMBA QuickStart

Collection of example designs for AMBA subsystems




² DW_apb_ssi (i_ssi1) can also communicate with an EEPROM as opposed to the other DW_apb_ssi (i_ssi2).

3 DW_memctl (i_memctl) connects to five external memories: three SRAMs, one SDRAM, and one FLASH.

DesignWare AMBA QuickStart

Collection of example designs for AMBA subsystems





2 The DW_apb_ssi component (i_ssi1) in the example subsystem can also communicate with an EEPROM as opposed to another DW_apb_ssi (i_ssi2).

Memory IP

The following Memory IP are briefly described in this section:

Component Name	Component Description	Component Type
DW_memctl	Memory Controller (page 292)	Synthesizable RTL
DW_rambist	DesignWare Memory BIST solution (page 294)	Synthesizable RTL

To view the complete DesignWare memory portfolio, refer to the following:

http://www.synopsys.com/products/designware/memorycentral

DW_memctl Memory Controller



DW_memctl

Memory Controller


- Supports AHB data widths of 32, 64, or 128 bits, AHB address width of 32 bits
- Supports pin-based little- or big-endian modes of operation
- Supports separate or shared memory address and/or data buses between SDRAM and Static memories
- Glueless connection to all JEDEC-compliant SDRAM
- Supports up to 16 SDRAM address bits
- SDR-SDRAM, Mobile-SDRAM, and SyncFlash memory data widths: 16, 32, 64, or 128, with 1:1 or 1:2 ratios with AHB data width.
 DDR-SDRAMs, memory data width: 8, 16, 32, or 64, with 1:2 or 1:4 ratios with the AHB data width.

- Programmable row and column address bit widths
- Supports 2K to 64K rows, 256 to 32K columns, and 2 to 16 banks
- Supports up to 8 chip selects, with a maximum of 4 GB of address space per chip select
- Supports asynchronous SRAMs, page-mode FLASHes and ROMs
- Supports up to three sets of timing registers
- Supports external "READY" handshake pin to interface non-SRAM-type device

Note: Does not generate split, retry, or error responses on the AHB bus

Also see the block diagram on the following page.


DW_memctl Memory Controller



The *DesignWare DW_memctl MacroCell Databook* is available at: http://www.synopsys.com/products/designware/docs



DW_rambist Memory Built-In Self Test





DW_rambist

Memory Built-In Self Test

Interfaces

- IEEE 1149.1 TAP controller interface
- Two clock interface, one for a slower TAP I/F, second for at-speed BIST execution
- Optional MUX block that supports either embedded multiplexers inside the memories or user-specified multiplexers
- Flexible configuration for embedded MUX block, providing a better interface to memory control signals with different widths and polarities

Error Diagnostics

- Pause on first and subsequent failures mode, serial debugging
- Failing address and data may be scanned out for examination
- Quick debug mode, continue on failures mode, failing addresses not recorded
- Parallel debug port to observe the failing memory data bits

BIST Tests

- User choice of March LR (14n), March C– (10n) and MATS++ (6n)
- Custom (user-defined) patterns option
- Optional SRAM retention test, (5n + delay), auto pause mechanism
- Selection of background and complement background data patterns

- Default sequence or run-time selection of individual test
- Improved test execution time through reduced memory read/write cycles (each access to synchronous memory occurs in one clock cycle)
- Configuration of Mode Register reset value to provide easy power-up tests
- Higher speed clock frequency

Supported Memories

- Synchronous and asynchronous SRAM
- Asymmetrical pipelining support, up to four stages
- Support for 32 memories per BIST controller
- Highly configurable memory interface to suit most types of memories

Supported Memory Configurations

- True at-speed testing of memories in parallel
- Memory array test via single port and multi-port
- Ability to enable/disable testing of individual memories
- Multiple controller scheduling
- Support for incomplete address space

Design for test


MacroCells

- Configuration of shadow logic capture
- Sample script for scan chain creation and connection (part of example design)
- Integration with DFT Compiler, BSD Compiler, and TetraMax

Design for Verifiability

• simulation_mode signal to provide verification of very large configurations and to quickly check system-level interconnection





More information on the DW_rambist MacroCell can be found at:

http://www.synopsys.com/products/designware/docs/ds/i/DW_rambist_ds.pdf

Microprocessors/Microcontrollers

The components detailed in this section contain a page reference in the following table.

Component Name	Component Description	
DW_IBM440 ^a	PowerPC 440 Microprocessor Core from IBM (page 379)	
DW_V850E-Star ^a	V850E Processor Core from NEC (page 381)	
DW_C166S ^a	16-bit Processor from Infineon (page 383)	
DW_TriCore1 ^a	TriCore1 32-Bit Processor Core from Infineon (page 385)	
DW_MIPS4KE ^a	Processor Core Family from MIPS (page 387)	
DW_6811	8-bit Microcontroller (page 297)	
DW8051	8-bit Microcontroller (page 299)	

a. Synthesizable RTL of the processor cores are available through the Star IP Program. For more information on this program, visit http://www.synopsys.com/designware.





DW_6811

6811 Microcontroller


- Compatibility with industry standard 68HC11 microcontroller:
 - o 8-bit CPU with 8-bit/16-bit ALU:
 - Two 8-bit accumulators that can be concatenated to provide 16-bit addition, 16-bit subtraction, 16 x 16 division, 8 x 8 multiplication, shift, and rotate
 - Up to 18 maskable interrupt sources (17 maskable internal interrupts and 1 maskable external interrupt)
 - Power saving STOP and WAIT modes
 - Standard 68HC11 instruction set
- Simple integration of user-defined peripherals through external Special Function Register (SFR) interface, within SFR array space
- Fully synchronous implementation
- Supports FPGA Compiler II

- A BIU unit to provide control signals for memory and I/O ports:
 - Programmable memory map for internal RAM (iRAM) and SFR array spaces.
 - Parameterized internal ROM (iROM) size
 - De-multiplexed external memory interface
- Optional peripherals:
 - o 16-bit timer
 - Three Input Capture (IC) channels
 - Four Output Compare (OC) channels
 - One software selectable IC or OC channel
 - o 8-Bit pulse accumulator
 - COP watchdog timer system
 - SPI synchronous serial port, basic or enhanced (SPI or SPI+)
 - SCI UART, basic or enhanced (SCI or SCI+)
 - Up to 3 external reset/interrupt sources
 - o Up to 17 internal interrupt sources


DW_6811



6811 Microcontroller



The *DesignWare DW_6811 MacroCell Databook* is available at: http://www.synopsys.com/products/designware/docs



DW8051 8051 Microcontroller

DW8051

8051 Microcontroller

- Compatible with industry-standard 803x/805x:
 - o Standard 8051 instruction set
 - Optional full-duplex serial ports selectable through parameters
 - Optional third timer selectable through parameter
 - Control signals for standard 803x/ 805x I/O ports
- High–speed architecture:
 - Four clocks per instruction cycle
 - 2.5X average improvement in instruction execution time over the standard 8051
 - Runs greater than 300 MHz in 90 nanometer process technology.
 - o Wasted bus cycles eliminated
 - o Dual data pointers

- Parameterizable internal RAM address range
- Parameterizable internal ROM address range
- Simple integration of user-defined peripherals through external Special Function Register (SFR) interface
- Enhanced memory interface with 16-bit address bus
- Variable length MOVX to access fast/ slow RAM peripherals
- Fully static synchronous design

DW8051

8051 Microcontroller


DW8051_control


DW8051_op_decoder

(0 to 64 KB)

irom bus

iram_bus





http://www.synopsys.com/products/designware/docs

mem_bus

por_n rst_in_n rst_out_n test_mode_n

idle_mode_n stop_mode_n

clk

3 DesignWare Library Verification IP

Overview

The following table identifies the various components that make up the DesignWare Library's Verification IP offering. See page 309 for a listing of the Board Verification IP component groups. Customers can also elect to license single DesignWare Verification IP suites out of the DesignWare Verification Library.

Component Name	Component Description	Model Technology	
DesignWare Bus & I/O Standards			
ahb_bus_vmt, ahb_master_vmt, ahb_monitor_vmt, ahb_slave_vmt	DesignWare AMBA AHB Models (page 304)	VMT page 320	
apb_master_vmt, apb_monitor_vmt, apb_slave_vmt	DesignWare AMBA APB Models (page 306)	VMT page 320	
axi_master_vmt axi_slave_vmt axi_monitor_vmt axi_interconnect_vmt	DesignWare VIP for AMBA 3 AXI (page 307)	VMT page 320	
ethernet_txrx_vmt, ethernet_monitor_vmt	10/100/1G/10G Ethernet Models (page 310)	VMT page 320	
enethub_fx, rmiirs_fx	Ethernet RMII Transceiver and Hub (page 311)	FlexModels page 322	
i2c_txrx_vmt	I ² C Bi-Directional Two-Wire Bus (page 312)	VMT page 320	

pcie_txrx_vmt, pcie_monitor_vmt	PCI Express 1.00a (page 314)	VMT page 320
pcimaster_fx, pcislave_fx, pcimonitor_fx	PCI/PCI-X Simulation Models and Test Suite (page 316)	FlexModels page 322
sata_device_vmt sata_monitor_vmt	Serial ATA Models - PRELIMINARY (page 317)	VMT page 320
sio_txrx_vmt, sio_monitor_vmt	Serial Input/Output Interface Models (page 318)	VMT page 320
usb_host_vmt, usb_device_vmt, usb_monitor_vmt	USB On-The-Go Models, 1.1, 2.0, OTG, UTMI, and UTMI+ (page 319)	VMT page 320
DesignWare Design V	iews of Star IP Microprocessors and DSP Core	
DW_IBM440	PowerPC 440 32-Bit Microprocessor Core from IBM (page 379)	Compiled model
DW_V850E-Star	V850E 32-Bit Processor Core from NEC (page 381)	Compiled model
DW_C166S	16-Bit Microcontroller Subsystem from Infineon (page 383)	Compiled model
DW_TriCore1	TriCore1 32-Bit Processor Core from Infineon (page 385)	Compiled model
DW_MIPS4KE	MIPS32 4KE 32-Bit Processor Core Family from MIPS Technologies (page 387)	Compiled model
DW_CoolFlux	CoolFlux 24-bit DSP Core from Philips (page 389)	Compiled model
DesignWare Memory available through Designs site that lets designers of documentation. Visit Me http://www.synopsys.com	Memory Models	
SmartModel Library models of standard inte different devices.	SmartModels page 324	

Verification Models

The following datasheet pages are ordered alphabetically and briefly describe each Verification Model.

DesignWare AMBA AHB Models

Master, Slave, Monitor, Bus Interconnect

DesignWare AMBA AHB Models

Master, Slave, Monitor, Bus Interconnect

All Models

- Multiple command streams
- Verilog, VHDL, or Vera testbenches
- Configurable message formatting
- Event-driven testbenches

AHB Master (ahb_master_vmt)

- Data width: 8-1024 bits
- Single or burst transfers
- Burst rebuild capability
- Constrained random test transactions using random, file, memory, or FIFO data
- Compare with expected data

AHB Slave (ahb_slave_vmt)

- OK, Error, Retry, or Split responses
- Programmable wait states
- Configurable memory fill patterns
- FIFO memory at any memory location
- Constrained random test transactions using random, file, memory, or FIFO data

AHB Monitor (ahb_monitor_vmt)

- Cycle-based or transaction-based event monitoring
- Protocol checking
- Incremental coverage reporting


AHB Bus Interconnect (ahb_bus_vmt)

- Up to 15 Masters and 15 Slaves
- Unlimited Slave memory maps
- Priority-based arbitration algorithm
- All types of Master transfers
- All types of Slave responses
- Configurable early burst termination and undefined length burst termination



DesignWare AMBA AHB Models

Master, Slave, Monitor, Bus Interconnect




and Read Mux are part of the AHB Bus VIP model.

The *DesignWare AHB Verification IP Databook* is available at: http://www.synopsys.com/products/designware/docs

Verification

DesignWare AMBA APB Models





DesignWare AMBA APB Models

Master, Slave, Monitor

All Models

- Multiple command streams
- Verilog, VHDL, or Vera testbenches
- Configurable message formatting
- Event-driven testbenches

APB Master (apb_master_vmt)


- 1-16 Slaves
- Data/Address width: 8-32 bits
- Constrained random test transactions using random, file, memory, or FIFO data
- Internal or external data mux
- Error injection capability

APB Slave (apb_slave_vmt)

- Data/Address width: 8-32 bits
- Configurable memory fill patterns
- Big endian or little endian
- FIFO memory at any memory location

APB Monitor (apb_monitor_vmt)

- Transaction logging
- Protocol checking
- Incremental coverage reporting



The *DesignWare APB Verification IP Databook* is available at: http://www.synopsys.com/products/designware/docs



DesignWare VIP for AMBA 3 AXI

Master, Slave, Monitor, Interconnect

DesignWare VIP for AMBA 3 AXI

Master, Slave, Monitor, Interconnect

All Models

- Compliant with AXI 1.0 specification
- Supports all AXI data/address widths
- Supports all protocol transfer types and response types
- Supports constrained randomization of protocol attributes
- Checks for all protocol violations
- Logs transactions and reports on protocol coverage
- Configurable message formatting

AXI Master (axi_master_vmt)

- Configurable outstanding transactions
- Out-of-order transaction completion
- Unaligned data transfers using byte strobes
- Constrained random transaction generation (limited to Vera control)
- Protected accesses
- Atomic access
- Response through command and notification

AXI Slave (axi_slave_vmt)

- Configurable multiple transaction
- Out-of-order completion
- Read interleaving
- Unaligned data transfers using byte strobes
- Constrained random transaction generation
- Variable Slave response
- Supports FIFO memory
- Slave aliases up to 3 additional ports
- Response through notification at the end of Read/Write transactions

AXI Monitor (axi_monitor_vmt)


- Full protocol checking for AXI interface protocol
- Up to 32 Master and 32 Slave ports
- Independent of interconnect support for shared buses
- Shared address-shared data, SASD
- Configurable data bus widths
- Configurable ID bus widths
- Master ID ports configurable from 1 to 8 bits
- Slave ID ports configurable from 1 to 13 bits
- Includes checks on channel handshake ordering
- Includes run-time control of checkers
- Transaction logging for AXI
- Supports configurable coverage analysis and reporting
- Automated coverage

AXI Interconnect (axi_interconnect_vmt)

- Shared address-shared data, SASD
- Arbiter and Decoder on each channel bus
- Default Slave device supported
- Up to 32 Masters and 32 Slaves
- Configurable system address bus of 32 or 64 bits
- Configurable data bus up to 1024 bits
- All type of responses supported including burst and atomic access
- Unlimited memory map for each Slave.
- Pipelined operation on each channel with input-stage concept

DesignWare VIP for AMBA 3 AXI Master, Slave, Monitor, Interconnect





Using the DesignWare Verification Models for the AMBA 3 AXI Interface is available at: http://www.synopsys.com/products/designware/docs



Board Verification IP

Simulation models for Board Verification

The DesignWare Library contains over 18,500 simulation models for ASIC, SoC, and Board verification. For a complete search, visit http://www.synopsys.com/ipdirectory.

Component Group	Component Reference
VMT Models	Refer to "DesignWare VMT Models" on page 320
FlexModels	Refer to "DesignWare FlexModels" on page 322
DesignWare Memory Models	Refer to "Memory Models" on page 313
SmartModel Library	Refer to "DesignWare SmartModels" on page 324

Ethernet (10, 100, 1G, 10G) Models Transceiver and Monitor



Ethernet (10, 100, 1G, 10G) Models


Transceiver and Monitor

Transceiver (ethernet_txrx_vmt)

- Interfaces for 10, 100, 1G, and 10G (MII, SMII, GMII, XGMII, XAUI)
- Half and full duplex MAC operation
- Multiple frame types (MAC, VLAN tagged, control, and jumbo)
- User-defined frame content
- Flow control with pause frames
- Adjusts IPG for effective data rate
- Frame error generation and recognition
- Code error generation/injection
- Link fault support
- Robust command set control

Monitor (ethernet_monitor_vmt)

- Protocol checking for supported frame types and errors
- Transaction logging for frames, fault messaging, and cycle-level bus activity
- Configurable to match TxRx model
- Watchpoint monitoring
- Cumulative simulation coverage
- Dynamic start/stop
- Command set control



The *DesignWare Ethernet Verification IP User Manual* is available at: http://www.synopsys.com/products/designware/docs


Ethernet Models RMII Transceiver and Hub



Ethernet Models RMII Transceiver and Hub

The Synopys Ethernet FlexModel set consists of two models and system testbenches in Vera, Verilog, C, and VHDL.

- **rmiirs_fx**. The RMII interface is a low pin count MII interface intended for use between the ethernet PHY and switch (or repeater) ASICs. The interface has the following features: supports 10 Mb/s and 100 Mb/s data rates. single clock reference is sourced from the MAC to PHY (or from an external source); and, independent 2-bit wide transmit and receive paths.
- **enethub_fx**. This FlexModel is the BFM that supports hub functionality for the MII, MII 100 and GMII Ethernet MAC. The following types of operations are performed by the model: acts as a common PHY for all MACs connected on its MII ports, and propagates the transmitted data from the transmitting MAC to all the MACs in the system.



The individual DesignWare FlexModel databooks can be found with each model at: http://www.synopsys.com/products/designware/ipdir

I²C Models Transceiver and Monitor




I²C Models


Transceiver and Monitor

i2c_txrx_vmt Model

- Full I²C Master and Slave functionality
- Start, repeat start and stop for all possible transfers
- Supports all I²C clocking speeds
- 7b/10b configurable slave address
- Configurable Slave FIFOs allows testing of varied bus traffic patterns
- Multiple command streams allow Slave and Master to operate concurrently
- Compares read data with expected results
- Bus-accurate timing
- Notifies the testbench of significant events such as transactions, warnings, and protocol errors.



The *DesignWare I*²*C Verification IP Databook* is available at: http://www.synopsys.com/products/designware/docs





Memory Models

Simulation models of memory devices

DesignWare Memory Models are pre-verified simulation models of memory devices. The DesignWare Memory Models are built on top of the Synopsys memory model technology thus ensuring model accuracy, quality and reliability. With thousands of pre-verified memory models to choose from, supporting over 30 memory vendors, it's very easy to find a match to a systems' memory requirement.

The models integrate with the simulator through the de facto industry standard SWIFT interface, which is supported by all Synopsys simulators and by all other major simulator vendors. Smarter verification is achieved by using the models debugging utilities.

You can search through the thousands of memory models using the memory model search capabilities offered as part of DesignWare Memory Central at: http://www.synopsys.com/memorycentral.

DesignWare Memory Models provide the following capabilities:

The DesignWare Memory Models all have built in memory debug utilities. The debug utilities can be controlled from a VHDL, Verilog, Vera or SystemC testbench. The verification engineer has access to memory load, dump, peek, poke and trace commands.

Debugging the memory model content interactively during run-time simulation reduces the effort required to debug memory subsystems. The DesignWare MemScope allows users to view and modify all the memory model data, as well as monitoring the transaction types taking place on the selected models. The MemScope connects directly to the DesignWare Memory Model technology core and not through the simulator. This results in no simulation performance degradation even with the MemScope connected.

The memory transaction history can be viewed dynamically during simulation or in a post processing fashion. The address and data fields can be searched to locate selected values quickly.

The memory model content can be viewed or modified dynamically during the simulation. The data contents can be saved to a file for use as a pre-load file in subsequent simulations.

The Memory Model documentation is available at:

http://www.synopsys.com/products/designware/docs

PCI Express Models

Transceiver and Monitor

PCI Express Models

Transceiver and Monitor pcie_txrx_vmt, pcie_monitor_vmt Models

Overview

- PCI Express is a high-speed, serial interface replacement for the older PCI and PCI-X parallel bus standards
- The transceiver is fully bus functional, and can verify PCI Express endpoints, switches, and root complex devices
- The monitor provides detailed transaction logging and coverage of the PCI Express Compliance Checklist

Major Features

- Verification at PHY/MAC interface of x1, x2, x4, x8, x12, x16 lanes
- Full Link Training (LTSSM) support
- Protocol and compliance monitor, which generates transaction and symbol log files
- Full Requester and Completer functions
- Multiple transfers initiated concurrently
- Automatically generates flow control packets
- Automatically handles Transaction, Data Link, and Physical layer tasks
- Requester and Completer operate concurrently using independent command channels
- Power management support

• Highly configurable: number of lanes, process rates for received packets and completion packets, transaction ordering rules, packet payload sizes, symbol times between transmissions of Ack Data Link layer packets, number of SKIP symbols in a SKIP ordered-set, time out parameters, etc.

Requester

- Generates single word read and write transfers to memory, I/O, and configuration space
- Generates block read and write transfers to memory space
- Generates message transfers
- Transmits raw request packets created by user
- Custom error injection
- Automatic handling of completion packets, or optional handling of completion packets by testbench.

Completer

- Reads and writes internal address spaces in response to link requests
- Allows modification and review of internal address spaces with zero cycle commands
- Allows configuration of address ranges for internal memory and I/O spaces
- Returns raw request packets
- Transmits raw completion packets
- Creates completion packets for incoming requests
- Notifies testbench of significant events




PCI Express Models Transceiver and Monitor



Monitor

- Provides coverage of PCI Express compliance checklist. Coverage reports show checks passed, checks failed and checks not hit
- Logging of PCI Express transactions. Configurable to show start time, stop time, direction, packet type, sequence, credits and many other packet attributes.
- Records coverage for TLP types



The *DesignWare PCI Express Verification IP Databook* is available at: http://www.synopsys.com/products/designware/docs




PCI / PCI-X Bus Models Master, Slave, and Monitor

PCI / PCI-X Bus Models

Master, Slave, and Monitor

The Synopsys PCI/PCI-X FlexModel set consists of three separate PCI/PCI-X FlexModels and a set of system-level testbenches. The models support the PCI 2.3 and the PCI-X 1.0 and 2.0 specifications.

- **pcimaster_fx.** Performs timing violation checks and emulates the protocol of PCI/ PCI-X initiators at the pin and bus-cycle levels. Initiates read and write cycles. In PCI-X mode, pcimaster_fx can function as a target for split transactions.
- **pcislave_fx.** Responds to cycles initiated by the pcimaster_fx model or by the user's PCI master device. In PCI-X mode, the pcislave_fx also functions as an initiator for split transactions.
- pcimonitor_fx. Monitors, logs, and arbitrates activity on the PCI or PCI-X bus.
- PCI and PCI-X system testbenches. Provides ready-to-use example testbenches for both conventional PCI mode and PCI-X mode. Each system testbench uses two



The individual DesignWare FlexModel databooks are available with each model at:

http://www.synopsys.com/products/designware/ipdir

Serial ATA Models -- PRELIMINARY Device and Monitor



Serial ATA Models -- PRELIMINARY


Device and Monitor

Device (sata_device_vmt)

- Gen 1 and Gen 2 support
- SATA PHY Interface (Differential NRZ serial stream)
- Transfer support includes:
 - o PIO
 - o First party DMA
 - Legacy and Legacy Queued DMA
 - Non-Data and PACKET command transfers
- Power-on sequencing and speed negotiation
- CRC computation, 8B/10B encoding and decoding, Scrambling/ Descrambling
- Native command queuing
- Power management
- Far-end retimed loop back, Far-end transmit only, and Far-end analog loop back BIST modes
- OOB signal detection and transmission
- Error injection/detection

Monitor (sata_monitor_vmt)

- Gen 1 and Gen 2 support
- Snoops bus information
- Protocol coverage
- Checks the validity of the following aspects for the corresponding layers:
 - *Physical* -- Serialization/ Deserialization (SERDES), Out-of-band signaling
 - Link -- Framing, CRC, 8B/10B encoding, scrambling, running disparity
 - Transport -- FIS sequencing
 - Command -- Legacy DMA, Legacy queued DMA, Packet, PIO, Register and First-party DMA commands
- Native command queuing
- Issues informative messages



The *DesignWare SATA Verification IP User Manual* is available at: http://www.synopsys.com/products/designware/docs



Serial Input/Output Interface Models Tranceiver and Monitor

Serial Input/Output Interface Models


Tranceiver and Monitor

SIO TxRx Model (sio_txrx_vmt)

- Full duplex operation
- Fully configurable serial interface
- Both GPIO and SIO port interfaces
- Configurable receive FIFO depth
- Configurable internal baud clock
- Programmable hardware flow control
- IrDA SIR (infrared) mode support
- Error generation/injection capability
- Parity generate/check (odd/even/none/ space/mark)
- Robust command set control

SIO Monitor Model (sio_monitor_vmt)

- Protocol checking
- Transaction logging
- Watchpoint monitoring
- Configurable to match TxRx model
- Configurable internal baud clock
- Programmable hardware flow control
- IrDA SIR (infrared) mode support
- Parity generation and checking
- Command set control



The *DesignWare SIO Verification IP Databook* is available at: http://www.synopsys.com/products/designware/docs



USB On-The-Go Models

Host, Device, and Monitor

USB Host Model (usb_host_vmt)


- 1.1, 2.0, OTG, UTMI, UTMI+, and ULPI
- High, full, and low speeds
- Operation at packet and transaction levels
- USB signaling with programmable timers
- Suspend, resume, reset signaling
- Error generation capabilities
- Programmable inter-packet and end-to-end delays

USB Monitor Model (usb_monitor_vmt)

- 1.1, 2.0, OTG, UTMI, UTMI+, and ULPI
- Protocol checking
- Transaction logging
- Coverage monitoring
- Supports SRP and HNP

USB Device Model (usb_device_vmt)

- 1.1, 2.0, OTG, UTMI, UTMI+, and ULPI
- Configures to Non-OTG, SRP Host only, SRP Peripheral only, Dual Role OTG A, Dual Role OTG B
- Operation at packet and transaction levels
- High, full, and low speeds
- Programmable response for endpoints
- Packet error injection/detection
- Suspend, resume, reset signaling
- Supports SRP and HNP



The DesignWare USB On-The-Go Verification IP User Manual is available at: http://www.synopsys.com/products/designware/docs

DesignWare VMT Models

VMT (Verification Modeling Technology) models are bus functional models and monitors that can be instantiated in Vera or HDL testbenches. All VMT models have a common command interface style that allows you to easily integrate standard bus protocol devices into your system testbenches.

All VMT models support these features:

- Multiple command streams Switch command control conditionally or unconditionally. Execute Master (Host) and Slave (Device) command streams. Stop command execution until new command streams are loaded.
- Verilog, VHDL, or Vera testbenches or Native Testbench VMT models run on these simulators: Synopsys VCS and VCS-MX; MTI Verilog; Cadence NC-Verilog; MTI VHDL; and Cadence NC-VHDL.
- Configurable message formatting Enable or disable ...
 - Message types Errors, Warnings, Timing, X-handling, Notes, Protocol.
 - Message logs Simulator transcript window and/or log files.
 - Message features "Building blocks" of message content.
- Event-driven testbenches Waits for an event from the model and blocks commands until the event happens. Events can be individual model messages, groups of messages or message types, or boolean combinations. Triggering events can be enabled or disabled at any time.

Some VMT models support additional features. Consult model feature lists in this quick reference or model datasheets for supported features:

- Multiple command channels Simultaneously send and receive data (full duplex operation).
- Constrained random test Configure testbenches to execute transactions, transaction sequences, or transaction choice sets, weighted by any configurable parameter. Provide file or random payloads for those transactions.

The following list identifies VMT models supporting major verification IP solutions:

- DesignWare AMBA Advanced High-Performance Bus (AHB) models ahb_act_monitor_vmt, ahb_bus_vmt, ahb_master_vmt, ahb_monitor_vmt, ahb_slave_vmt (See page 304)
- DesignWare AMBA Advanced Peripheral Bus (APB) models apb_master_vmt, apb_monitor_vmt, apb_slave_vmt (See page 306)
- DesignWare AXI models axi_master_vmt, axi_slave_vmt, axi_monitor_vmt, axi_interconnect_vmt (See page 307)
- PCI Express Transceiver and Monitor models pcie_txrx_vmt, pcie_monitor_vmt (See page 314)
- USB On-The_Go Host, Device, and Monitor models usb_host_vmt, usb_device_vmt, usb_monitor_vmt (See page 319)
- Ethernet (10, 100, 1G, 10G) Transceiver and Monitor models ethernet_txrx_vmt, ethernet_monitor_vmt (See page 310)
- I²C Transceiver model i2c_txrx_vmt (See page 312)
- Serial ATA models sata_device_vmt, sata_monitor_vmt (See page 317)
- Serial Input/Output (UART) Transceiver and Monitor models sio_txrx_vmt, sio_monitor_vmt (See page 318)

DesignWare FlexModels

FlexModels are binary simulation models that represent the bus functionality of microprocessors, cores, digital signal processors, and bus interfaces. FlexModels utilize the industry-standard SWIFT interface to communicate with simulators. FlexModels have the following features:

- Built with a cycle-accurate core and a controllable timing shell so that you can run the model in function-only mode for higher performance, or with timing mode enabled when you need to check delays. You can switch between timing modes dynamically during simulation using simple commands in your testbench.
- Feature multiple/different control mechanisms. You can coordinate model behavior with simulation events, synchronize different command processes, and control several FlexModels simultaneously using a single command stream.
- Allow you to use different command sources. You can send commands to FlexModels using processes in a Verilog or VHDL testbench, a C program, or a Vera testbench. You can switch between the HDL or Vera testbench and a compiled C program as the source for commands.

Listing of FlexModels

Table 1 lists the FlexModels that are available, including a brief description.

Model Name	Vendor	Description		
Bus Models				
enethub_fx	Ethernet	Emulates the protocol of Ethernet Hub at the pin and bus-cycle levels; handles data routing from TX to RX.		
rmiis_fx	Ethernet	Interface between MII and reduced RMII interface.		
pcimaster_fx	PCI/PCI-X	Emulates the protocol of PCI/PCI-X initiators at the pin and bus-cycle levels. Initiates read and write cycles.		
pcislave_fx	PCI/PCI-X	Responds to cycles initiated by the pcimaster_fx model or by the user's PCI master device.		
pcimonitor_fx	PCI/PCI-X	Monitors, logs, and arbitrates activity on the PCI or PCI- X bus.		
Support Models				
sync8_fx	Synopsys	8-bit synchronization model		

Table 1: Listing of FlexModels

More information on these models is available from the following Web page:

http://www.synopsys.com/products/designware/dwverificationlibrary.html

The FlexModel User's Manual is available at:

http://www.synopsys.com/products/designware/docs

DesignWare SmartModels

The SmartModel Library is a collection of over 3,000 binary behavioral models of standard integrated circuits supporting more than 12,000 different devices. The library features models of devices from the world's leading semiconductor manufacturers, including microprocessors, controllers, peripherals, memories, and general-purpose logic. SmartModels connect to logic simulators through the SWIFT interface, which is integrated with over 30 commercial simulators, including Synopsys VCS and Scirocco, Cadence Verilog-XL, and Mentor Graphics QuickSim II.

Instead of simulating devices at the gate level, SmartModels represent integrated circuits and system buses as "black boxes" that accept input stimulus and respond with appropriate output behavior. Such behavioral models are distributed in object code form because they provide improved performance over gate-level models, while at the same time protecting the proprietary designs created by semiconductor vendors.

All SmartModels and model datasheets are listed in the IP Directory, which you can find on the Web at:

http://www.synopsys.com/products/designware/ipdir/

SmartModel Features

- Support for "Windows" allowing you to view and change internal register values.
- Consistent SWIFT interface across most simulators.
- Simulation-efficient behavorial-level models.
- Industry-standard as well as configurable timing behavior.

SmartModel Types

There are two basic types of SmartModels:

- Full-functional Models (FFMs) simulate the complete range of device behavior.
- Bus-Functional Models (BFMs) simulate all device bus cycles. FlexModels are a type of BFM in the SmartModel Library, which you can control using Verilog, VHDL, Vera, or C.

For some devices, more than one type of model may be available, but these are exceptions, not the general rule. For detailed information about a specific SmartModel (including FlexModels), refer to the model's datasheet. For an overview of the FlexModels, see "DesignWare FlexModels" on page 322.

SmartModel Timing Definitions

All SmartModels have at least one timing version. To see what timing versions are available for a particular model, use the Browser tool to display a list of timing versions for that model.

If you need a timing version that is not supplied with the library, or if you want to backannotate customized delays into the model's simulation, you can create a custom timing version as described in "User-Defined Timing" in the *Smartmodel Library User's Manual*.

Specific Model Information

SmartModel datasheets provide specific user information about each model in the library. The model datasheets supplement, but do not duplicate, the manufacturer's datasheets for the hardware parts. In general, the model datasheets describe:

- Supported hardware IP and devices
- Bibliographic sources used to develop the model (specific vendor databooks or datasheets)
- How to configure and operate the model
- Any timing parameters that differ from the vendor specifications
- How to program the device (if applicable) or otherwise use it in simulation
- Differences between the model and the corresponding hardware device

Models are partitioned by function, including:

- Processors/VLSI
- Programmables
- Memories
- Standards/Buses
- General Purpose

SmartModel datasheets have standard sections that apply to all models and modelspecific sections whose contents depend on the model type.

4 DesignWare Foundry Libraries

This chapter briefly describes the DesignWare Foundry Libraries. Synopsys is teaming with foundry leaders to provide DesignWare Library licensees access to standard cells memories and I/Os optimized for their process technologies, starting with 0.15, 0.13 micron and 90 nm. Each library is delivered in a set of front-end and back-end views. The front-end views enable a complete evaluation of the libraries, all the way through layout and complete verification. The back-end views include the GDSII data and tech files necessary for tape-out.

TSMC Libraries

TSMC and Synopsys offer a complete path from RTL to GDSII by ensuring a tight integration of the TSMC Libraries and the Synopsys Galaxy platform through the TSMC Reference Flow 5.0. Both the front-end and back-end views of the TSMC 0.15, 0.13 micron, and Nexsys 90 nanometer Standard Cells and I/Os are available to DesignWare Library licensees at no additional cost.

TSMC Libraries are developed by TSMC and process-tuned to TSMC's semiconductor technologies. Each logic and I/O cell is validated in silicon and meets the company's rigorous library quality criteria. TSMC libraries are in production in multiple customer designs.

Table 1 on page 327 shows the TSMC Standard I/O categories. Table 2 on page 328 shows the TSMC Standard Cell categories.

For more information about the TSMC Libraries, visit http://www.synopsys.com/products/designware/tsmc.html

Technology	Process	Core Voltage	I/O Voltage	Configuration	Library Name
90nm	General Purpose	1.0V	2.5V	Staggered	TPDN90G2
			1.8V	Staggered	TPDN90G18
			3.3V	Staggered	TPDN90G3
130nm	General Purpose	1.2V-HVT	2.5V; 3.3V tol.	Staggered	TPZ013G2
			3.3V; 5V tol.	Staggered	TPZ013G3
		1.2V	2.5V	Linear	TPD013N2
			3.3V	Linear	TPD013N3
	Low Voltage	1.0V-HVT	2.5V; 3.3V tol.	Staggered	TPZ013LG2
		1.0V-HVT	3.3V; 5V tol.	Staggered	TPZ013LG3
		1.0V-OD	2.5V; 3.3V tol.	Staggered	TPZ013LODG2
		1.0V-OD	3.3V; 5V tol.	Staggered	TPZ013LODG3
	Low Power	1.5V	2.5V	Linear	TPD013LPN2
			3.3V	Linear	TPD013LPN3
150nm	General Purpose	1.5V	3.3V; 5V tol.	Staggered	TPZ015G
	Low Voltage	1.2V	3.3V; 5V tol.	Staggered	TPZ015LG

 Table 1: TSMC Standard I/O Categories

Technology	Process	Feature	Library Name
90nm	General Purpose (G)	Nominal VT	TCBN90G
		Low VT	TCBN90GLVT
		High VT	TCBN90GHVT
		Over Drive	TCBN90GOD
		Over Drive/Low VT	TCBN90GODLVT
		Over Drive/High VT	TCBN90GODHVT
		High Performance Library - Nominal VT	TCBN90GHP
		High Performance Library - Low VT	TCBN90GHPLVT
		High Performance Library - High VT	TCBN90GHPHVT
		High Performance Library - Over- drive - Nominal VT	TCBN90GHPOD
		High Performance Library - Over- drive - Low VT	TCBN90GHPODLVT
		High Performance Library - Over- drive - High VT	TCBN90GHPODHVT
	High Performance (GT)	High Performance Library - Nominal VT	TCBN90GTHP
		High Performance Library - Low VT	TCBN90GTHPLVT
		High Performance Library - High VT	TCBN90GTHPHVT
	Low Power (LP)	Nominal VT	TCBN90LP
		Low VT	TCBN90LPLVT
		High VT	TCBN90LPHVT
		Ultra-High VT	TCBN90LPUHVT
		High Performance Library - Nominal VT	TCBN90LPHP
		High Performance Library - Low VT	TCBN90LPHPLVT
		High Performance Library - High VT	TCBN90LPHPHVT
		High Performance Library - Ultra High VT	TCBN90LPHPUHVT

 Table 2:
 TSMC Standard Cell Categories

Technology	Process	Feature	Library Name
130nm	General Purpose	Nominal VT	TCB013GHP
		Low VT	TCB013GHPLVT
		High VT	TCB013GHPHVT
	Low Voltage	Nominal VT	TCB013LVHP
		High VT	TCB013LVHPHVT
		Over Drive 1.2V	TCB013LVHPOD
		Over Drive 1.2V, High VT	TCB013LVHPODHVT
	Low Power	Nominal VT	TCB013LPHP
		Low VT	TCB013LPHPLVT
150nm	General Purpose	Nominal VT	TCB015GHD
	Low Voltage	Nominal VT	TCB015LVHD

Table 2: TSMC Standard Cell Categories (Continued)

Tower Libraries

The 0.18-micron Tower library is a set of technology-aggressive high-performance, and high-density foundation intellectual property (IP) specifically targeted for manufacture of IC designs at Tower Semiconductor Ltd.

Library components include standard cells, I/Os and memory compilers. All are handcrafted to Tower Semiconductor's 0.18-micron process design rules. The library has been extensively silicon validated to ensure maximum performance and reliability. The libraries support an open electronic design automation (EDA) environment.

The DesignWare Library 0.18-micron Tower library is an ideal solution for both alldigital integrated circuit and mixed-signal designs.

5 DesignWare Cores

DesignWare Cores provide system designers with silicon-proven, digital and analog connectivity IP. Provided as heavily-annotated, synthesizable RTL source code, or in GDS format, these cores enable you to design innovative, cost-effective systems-on-chip and embedded systems. DesignWare Cores are licensed individually on a fee-per-project business model. The following table identifies the DesignWare Cores offering:

IP Directory Component Name	Component Description	Component Type	
Ethernet Cores			
dwcore_ethernet	Ethernet MAC, 10/100 Mbps Operation (page 333)	Synthesizable RTL	
dwcore_ethernet_sub	Ethernet MAC Subsystem (page 335)	Synthesizable RTL	
dwcore_gig_ethernet	Gigabit Ethernet MAC, 10/100-Mbps and 1-Gbps Operation (page 337)	Synthesizable RTL	
dwcore_gig_ethernet_sub	Gigabit Ethernet MAC (GMAC) Subsystem (page 339)	Synthesizable RTL	
Flash Memory Controller Core			
dwcore_sd_mmc_host	Secure Digital (SD) and Multimedia Card (MMC) Host Controller (page 353)	Synthesizable RTL	

IP Directory Component Name	Component Description	Component Type
IEEE 1394 Cores		
dwcore_1394_avlink	IEEE 1394 AVLink (page 372)	Synthesizable RTL
dwcore_1394_cphy	IEEE 1394 Cable PHY (page 374)	Synthesizable RTL
JPEG Core		
dwcore_jpeg_codec	JPEG CODEC (page 376)	Synthesizable RTL
PCI Cores		
dwcore_pci	32/64 bit, 33/66-MHz PCI Core (page 341)	Synthesizable RTL
dwcore_pcix	32/64 bit, 133-MHz PCI-X Core (page 343)	Synthesizable RTL
PCI Express Cores		
dwc_pcie_endpoint	PCI Express Endpoint Core (page 345)	Synthesizable RTL
dwc_pcie_rootport	PCI Express Root Port Core (page 347)	Synthesizable RTL
dwc_pcie_switchport	PCI Express Switch Port Core (page 349)	Synthesizable RTL
dwc_pcie_dualmode	PCI Express Dual Mode Core (page 350)	Synthesizable RTL
dwcore_pcie_phy	PCI Express PHY Core (page 352)	Hard IP
SATA Core		
dwc_sata_host	SATA Host (page 370)	Synthesizable RTL
USB Cores		
dwcore_usb1_device	USB 1.1. Device Controller (page 355)	Synthesizable RTL
dwcore_usb1_host	USB 1.1 OHCI Host Controller (page 357)	Synthesizable RTL
dwcore_usb1_hub	USB 1.1. Hub Controller (page 359)	Synthesizable RTL

IP Directory Component Name	Component Description	Component Type
dwcore_usb2_host	USB 2.0 Host Controller - UHOST2 (page 364)	Synthesizable RTL
dwcore_usb2_hsotg	USB 2.0 Hi-Speed On-the- Go Controller Subsystem (page 362)	Synthesizable RTL
dwcore_usb2_device	USB 2.0 Device Controller (page 366)	Synthesizable RTL
dwcore_usb2_phy	USB 2.0 PHY (page 368)	Hard IP

dwcore_ethernet Synthesizable Ethernet Core




dwcore_ethernet Synthesizable Ethernet Core

The Synopsys DesignWare Ethernet Media Access Controller (MAC) includes the MAC and the MAC test environment. The Ethernet MAC is in a synthesizable Verilog RTL code that provides all the necessary features to implement the layer 2 protocol of the Ethernet standard. Features include the following:

- Compliant with IEEE 802.3 and 802.3u specifications
- Supports 10/100-Mbps data transfer rates
- IEEE 802.3 Media Independent Interface (MII), Reduced Media Independent Interface (RMII) and General Purpose Serial Interface
- Supports Full- and Half-Duplex operations
- Support for control frames in Full-Duplex mode (IEEE 802.3x)
- Configurable counters for remote monitoring (RMON)
- Virtual LAN (VLAN) support
- Wake-on S/B: Wake-on, LAN and magic packets

- Collision detection in Half-Duplex mode (CSMA/CD protocol)
- Preamble generation and removal
- Automatic 32-bit CRC generation and checking
- Complete status for transmission and reception packets
- Optimized for switching, routing, network interface card and system-on-chip applications
- RapidScript utility for fast RMON customization
- Virtual Component Interface (VCI)
- Available in Verilog
- Application integration support
- Approximately 12K gates

dwcore_ethernet Synthesizable Ethernet Core



The dwcore_ethernet data sheet is available at:

http://www.synopsys.com/cgi-bin/dwcores/pdfr1.cgi?file=dwcore_ethernet.pdf



dwcore_ethernet_sub Synthesizable Ethernet Subsystem



dwcore_ethernet_sub

Synthesizable Ethernet Subsystem

The Synopsys DesignWare Ethernet Media Access Controller (MAC) Subsystem enables the host to communicate data using the Ethernet protocol (IEEE. 802.3). The subsystem is composed of three main layers: the DMA, the Transaction Layer Interface (TLI), and the Media Access Controller (MAC).


The Synopsy Ethernet MAC Subsystem enables Ethernet functionality for switch, NIC and system-on-chip applications. Ethernet MAC implements more than the traditional functionality of standard MACs, including a MAC Host, Station Management, Address Check, and Control/Status Register (CSR) blocks. These additional blocks provide the higher-level system functionality that is traditionally implemented in firmware or using separate products. With these additional capabilities, the Ethernet MAC simplifies the system implementation effort. Features include the following:

- Compliant with IEEE 802.3 and 802.3u specifications
- Supports 10/100-Mbps transfer rates
- IEEE 802.3 Media Independent Interface (MII), RMII and Serial Interface
- Supports Full- and Half-duplex operations
- Power management: supports remote wake-up LAN and magic packets
- Virtual LAN (VLAN) support
- RapidScript utility for fast RMON customization
- Generic 32-bit single channel DMA engine
- Available with a PVCI or AHB Interface

- Uses descriptor-based DMA architecture for minimum CPU intervention
- Supports programmable interrupt options for different operational conditions
- Includes two dual-port FIFOs (one for transmission and one for reception)
- Optimized for switching, routing, network interface card, and system-on-chip applications
- Available in Verilog
- HomePNA (2.0) support with specific HPNA PHYs

DesignWare IP Family

dwcore_ethernet_sub Synthesizable Ethernet Subsystem



The dwcore_ethernet_sub data sheet is available at:

http://www.synopsys.com/cgi-bin/dwcores/pdfr1.cgi?file=dwcore_ethernet_sub.pdf

C_{Ores}

dwcore_gig_ethernet Synthesizable Gigabit Ethernet Core



dwcore_gig_ethernet

Synthesizable Gigabit Ethernet Core

The Synopsys DesignWare Gigabit Ethernet Media Access Controller (GMAC) synthesizable Verilog RTL design provides all the necessary features to implement the Layer 2 protocol of the Ethernet standard. Other features include the following:


- Collision detection and auto-retransmission on collisions in Half-Duplex mode (CSMA/CD) protocol
- Preamble generation and removal
- Automatic 32-bit CRC generation and checking
- Supports multiple PHY interfaces: TBI, RGMII, SGMII, MII, RMII
- Configurable counters for remote monitoring (RMON) and Simple Network Management Protocol (SNMP) (optional)
- Complete status for transmission and reception frames
- Compliant with IEEE 802.3, 802.3u, and 802.3z specifications
- Supports 10/100-Mbps and 1-Gbps data transfers in Full-Duplex and Half-Duplex modes
- Supports rate selection (10/100/ 1000-Mbps) rates post silicon
- Supports IEEE 802.3q
- Virtual LAN (VLAN) tagged frame detection
- IEEE 802.3z compliant GMII interface to an external GPHY

- IEEE 802.3z Physical Coding Sublayer (PCS) with Ten Bit Interface (TBI), that supports autonegotiation (optional)
- IEEE 802.3 compliant MII interface to an external Fast Ethernet PHY
- Supports CSMA/CD protocol in Half-Duplex mode
- Supports 1-Gbps frame bursting in Half-Duplex mode
- Supports IEEE 802.3 flow control for Full-Duplex operation
- Automatic Pause Frame generation in Full-Duplex mode
- Back pressure support in Half-Duplex mode
- Supports magic packet and wake on LAN frame detection
- Ethernet frame statistic support for Management Information Base (MIB)
- Options for automatic pad stripping
- Supports jumbo frames
- Supports internal loopback on the GMII/MII interface for debugging
- Supports a variety of flexible address filtering modes
- Separate 32-bit status returned for transmit and receive frames



DesignWare IP Family

dwcore_gig_ethernet Synthesizable Gigabit Ethernet Core



Optional

The dwcore_gig_ethernet data sheet is available at:

http://www.synopsys.com/cgi-bin/dwcores/pdfr1.cgi?file=dwcore_gig_ethernet.pdf

dwcore_gig_ethernet_sub Synthesizable Gigabit Ethernet Subsystem



dwcore_gig_ethernet_sub


Synthesizable Gigabit Ethernet Subsystem

The Synopsys DesignWare Gigabit Ethernet MAC (GMAC) Subsystem enables the host to communicate data using the Gigabit Ethernet protocol (IEEE 802.3). The GMAC Subsystem is composed of three main layers: the Gigabit Ethernet Media Access Controller (GMAC), the MAC Transaction Layer (MTL), and the MAC DMA Controller (MDC). Other features include the following:

- Compliant with IEEE 802.3z and 802.3u specifications
- Supports 10/100-Mbps and 1-Gbps data transfer rates
- IEEE 802.3z Gigabit Media Independent Interface (GMII)
- IEEE 802.3z Physical Coding Sublayer (PCS) with Ten Bit Interface (TBI) that supports autonegotiation (optional)
- Supports Full- and Half-Duplex operations in all speed modes
- Generates and accepts Control Frames in Full-Duplex Mode (IEEE 802.3x)
- Includes configurable counters for statistical network management support (RMON)
- Provides complete status for transmission and reception packets
- Highly programmable DMA engine to meet optimal bus performance

- Programmable descriptor-based interrupt DMA architecture minimizes CPU overhead
- Supports programmable interrupt options for different operational conditions
- Includes two dual-port, RAM-based FIFOs (one for transmission and one for reception)
- Optimized for switching, routing, network interface card, and system-on-chip applications
- Supports Virtual LAN (VLAN) Detection
- Power management support: Remote Wake-up LAN and magic packets
- Synthesizable Verilog source code

dwcore_gig_ethernet_sub Synthesizable Gigabit Ethernet Subsystem



The dwcore_gig_ethernet_sub data sheet is available at:

http://www.synopsys.com/cgi-bin/dwcores/ pdfr1.cgi?file=dwcore_gig_ethernet_sub.pdf

C_{Ores}

dwcore_pci Synthesizable Universal PCI Controller



dwcore_pci

Synthesizable Universal PCI Controller


The Synopsys DesignWare PCI intellectual property (IP) products are Verilog RTL synthesizable modules that provide an interface between the application and the PCI bus. Features include the following:

- PCI specification 2.3 compliant
- 15 application-optimized PCI IP, available in Verilog
- Silicon-proven 33-MHz and 66-MHz performance
- 32-bit or 64-bit PCI bus path
- 32-bit or 64-bit application data path
- Zero Latency, Fast Back-to-Back transfers
- Zero Wait-State Burst Mode transfers

- Support for Memory Read Line/ Multiple and Memory Write and Invalidate commands
- Dual Address cycles
- Loadable configuration space
- Universal configuration optimized for use in both Host Bridge and Add-in Card designs
- Delayed Read support
- PCI power management support
- PCI multifunction support



dwcore_pci Synthesizable Universal PCI Controller



The dwcore_pci data sheet is available at:

http://www.synopsys.com/cgi-bin/dwcores/pdfr1.cgi?file=dwcore_pci.pdf

dwcore_pcix Synthesizable PCI-X Controller and Test Environment



dwcore_pcix

Synthesizable PCI-X Controller and Test Environment


The Synopsys DesignWare PCI-X Controller is a set of Verilog RTL synthesizable building blocks ASIC designers use to implement a complete PCI-X interface. PCI-X is highly suitable in a wide range of applications, such as SCSI, Fibre Channel, Gigabit Ethernet, and graphics. Other features include the following:

- PCI-X 1.0a compliant
- Host Bridge functionality
- PCI 2.3 compliant
- 32-bit or 64-bit PCI-X bus path
- 64-bit application data path
- Supports 0-133 MHz PCI-X bus
- Supports up to 32 outstanding delayed/split transactions

- Dual Address Cycles (DAC)
- Message Signaled Interrupts (MSI)
- External EEPROM support
- Comprehensive Test Environment Device Under Test linkable to the test environment
- RapidScript parameterized configuration for fast customization
- Synthesizable Verilog source code



dwcore_pcix Synthesizable PCI-X Controller and Test Environment



The dwcore_pcix data sheet is available at:

http://www.synopsys.com/cgi-bin/dwcores/pdfr1.cgi?file=dwcore_pcix.pdf

dwc_pcie_endpoint PCI Express Endpoint Synthesizable Core



dwc_pcie_endpoint

PCI Express Endpoint Synthesizable Core

The DesignWare Endpoint (EP) PCI Express Core is a synthesizable endpoint solution that can be configured to address multiple applications, ranging from server and desktop systems to mobile devices. Other features include the following:

- Designed according to the 1.0a PCI Express specification, including the latest errata
- Architecture supports x1, x2, x4, x8, and x16 2.5Gbps lane configurations
- Available in 32, 64, or 128 bit datapath widths
- Modular design: base core with additional support modules
- Implementation supports 125MHz and 250MHz
- Type 0 configuration space
- PIPE 8-bit/16-bit support
- Ultra low transmit and receive latency
- Configurable retry buffer size
- Configurable outstanding request: supports up to 32 lookup entries without RAM, beyond 32 entries with RAM
- Very high accessible bandwidth
- Lane reversal and polarity inversion (TX/RX)
- Configurable multi-VCs/multi traffic class support
- Configurable multi-function support
- Packet sizes: configurable max payload size (128B to 4KB) and max request size up to 4KB

- Supports bypass, cut-through, and store-and-forward request queues with PCIe credit management, as well as configurable for infinite credits for all type of traffic
- Configurable ECRC generation and check
- Complete Link Training (LTSSM)
- Beacon and wake-up mechanism
- Full PCI-PM software and ASPM
- Full Advanced PCI Express Error Reporting
- All in-band messages supported for EP
- Legacy, MSI, and MSI-X interrupt support
- Configurable EP filtering rules for posted, non-posted and completion traffic
- Configurable BAR filtering, IO filtering, configuration filtering and completion lookup/timeout for EP
- Support for two application clients
- In-band and out-of-band access to configuration space registers and external user application registers with local bus controller
- Supports external or internal transmit priority arbiter



dwc_pcie_endpoint PCI Express Endpoint Synthesizable Core

- Supports expansion ROM
- Hot plug support

More information is available at:

http://www.synopsys.com/products/designware/pciexpress.html

dwc_pcie_rootport PCI Express Root Port Synthesizable Core

dwc_pcie_rootport

PCI Express Root Port Synthesizable Core

The DesignWare Root Port (RC) PCI Express Core is a synthesizable RC solution that can be configured to address multiple applications, ranging from server and desktop systems to mobile devices. Other features include the following:

- Compliant with PCI Express 1.0a Specification
- Modular design: base CXPL core with additional support modules
- Architecture supports x1, x2, x4, x8, and x16 2.5Gbps lane configurations
- Available in 32, 64, or 128 bit datapath widths
- Implementation supports 125MHz and 250MHz
- Type 1 configuration space
- PIPE 8-bit/16-bit support
- Ultra low transmit and receive latency
- Configurable retry buffer size
- Configurable outstanding request: support up to 32 lookup entries without RAM, beyond 32 entries with RAM
- Very high accessible bandwidth
- Lane reversal and polarity inversion (TX/RX)
- Configurable multi-VCs/multi traffic class support
- Packet sizes: configurable max payload size (128B to 4KB) and max request size up to 4KB

- Supports bypass, cut-through, and store-and-forward request queues with PCIe credit management, as well as configurable for infinite credits for all type of traffic
- Configurable ECRC generation and check
- Complete Root Port link training (LTSSM)
- Beacon and wake-up mechanism
- Full Root Port
- PCI-PM software and ASPM
- Full Advanced PCI Express Error Reporting
- All in-band messages supported for RC
- Legacy, MSI, and MSI-X interrupt support
- Configurable RC filtering rules for posted, non-posted and completion traffic
- Configurable BAR filtering, IO filtering, configuration filtering and completion lookup/timeout for RC
- Support for two application clients
- In-band and out-of-band access to configuration space registers and external user application registers with local bus controller







- Supports external or internal transmit priority arbiter
- Hot plug support

More information is available at:

http://www.synopsys.com/products/designware/pciexpress.html

dwc_pcie_switchport PCI Express Switch Port Synthesizable Core

dwc_pcie_switchport

PCI Express Switch Port Synthesizable Core

The DesignWare Switch Port (SW) PCI Express Core is a synthesizable SW solution that can be configured to address multiple applications, ranging from server and desktop systems to mobile devices. Other features include the following:

- Compliant with PCI Express 1.0a Specification
- Modular Design: base CXPL core with additional support modules
- Architecture supports x1, x2, x4, x8, x16, 2.5 Gbps lane configurations
- Available in 32, 64, or 128 bit datapath widths
- 125MHz or 250MHz operation
- Type 1 configuration space register support
- PIPE 8-bit/16-bit support
- Configurable upstream and downstream port
- Ultra low transmit and receive latency
- Configurable retry buffer size
- Bypass, cut-through, and store/ forward configurable transmit and receive queue
- Configurable multi/single transmit and receive queue structure

Full PCI bridge-to-bridge supportConfigurable VC/TC mapping

up

• Lane reversal and polarity inversion (TX/RX)

• Pre-fetch memory space support

• Transaction filtering and routing look

- Configurable multi-VCs/multi traffic class support
- Packet sizes: configurable maximum payload size (128B to 4KB) and Max request size up to 4KB
- Complete Switch Port (upstream or downstream) link training (LTSSM)
- Full PCI-PM software and ASPM support
- Full Advanced PCI Express Error Reporting
- Full PCI Express message forwarding and processing

More information is available at:

http://www.synopsys.com/products/designware/pciexpress.html





dwc_pcie_dualmode

PCI Express RC/EP Dual Mode Synthesizable Core

The DesignWare RC/EP Dual Mode PCI Express Core is a synthesizable solution that can be configured to address multiple applications, ranging from server and desktop systems to mobile devices. Other features include the following:

- Compliant with PCI Express 1.0a Specification
- Modular design: base core with additional support modules
- Architecture supports x1, x2, x4, x8, and x16 2.5Gbps lane configurations
- Available in 32, 64, or 128 bit datapath widths
- Implementation supports 125MHz and 250MHz
- Dynamically configured Type 0 and 1 configuration space
- PIPE 8-bit/16-bit support
- Ultra low transmit and receive latency
- Configurable retry buffer size
- Configurable outstanding request: support up to 32 lookup entries without RAM, beyond 32 entries with RAM
- Very high accessible bandwidth
- Lane reversal and polarity inversion (TX/RX)
- Configurable multi-VCs/multi traffic class support
- Configurable multi-function support
- Packet sizes: configurable max payload size (128B to 4KB) and max request size up to 4KB

- Supports bypass, cut-through, and store-and-forward request queues with PCIe credit management, as well as configurable for infinite credits for all type of traffic
- Configurable ECRC generation and check
- Complete upstream and downstream Link Training (LTSSM)
- Beacon and wake-up mechanism
- Full upstream and downstream
- PCI-PM software and ASPM
- Full Advanced PCI Express Error Reporting
- All in-band messages supported for Endpoint and Root Port
- Legacy, MSI, and MSI-X interrupt support
- Configurable RC and EP filtering rules for posted, non-posted and completion traffics
- Configurable BAR filtering, IO filtering, configuration filtering and completion lookup/timeout for EP
- Support for two application clients
- In-band and out-of-band access to configuration space registers and external user application registers with local bus controller



- Supports external or internal transmit priority arbiter
- Supports expansion ROM
- Hot plug/removal-legacy and native-support

More information is available at:

http://www.synopsys.com/products/designware/pciexpress.html



dwcore_pcie_phy PCI Express PHY Core

dwcore_pcie_phy PCI Express PHY Core

The DesignWare PCI Express (PCI-E) PHY is a complete mixed-signal semiconductor intellectual property (IP) solution, designed for integration in both upstream and downstream applications. Industry standard PIPE interface and validated compatibility with the DesignWare PCI-E Endpoint Controller enable easy integration of PCI-E into a variety of applications, ranging from server and desktop systems to mobile devices. Other features include the following:

- Supports a wide range of configurations including 1.0v & 1.2v core supplies and 2.5v & 3.3v I/O supplies
- Supports a wide range of PCI-E bus widths (up to x16 support)
- Fully compliant with PCI-E 1.0a and 1.0a Errata and PIPE interface to ensure interoperability and ease of integration with higher protocol levels
- Supports all power-down states for highly efficient operation
- Full support for beaconing, receiver detection and electrical idle
- Reliable link operation across channel manufacturing operation (BER<10-18)

More information is available at:

http://www.synopsys.com/products/designware/docs/ds/c/DWC_pcie_phy.html



dwcore_sd_mmc_host

Secure Digital (SD) and Multimedia Card (MMC) Host Controller

Bus Interface Features

- Supports AMBA AHB or APB interface
- Supports 16, 32, or 64-bit data widths
- Supports optional external DMA controllers for data transfers
- Does not generate split, retry, or error responses on the AMBA AHB bus
- Supports pin-based little-endian or big-endian modes of AHB operation
- Supports separate clocks for bus interface and card interface
- Supports multiple or combined single FIFO for transmit and receive operations
- Supports from 4 to 4096 configurable FIFO depths
- FIFO controller shipped with a flip-flop-based single clock, dual-port synchronous read, and synchronous write RAM
- Supports FIFO over-run and under-run prevention by stopping card clock

Verification Environment Features

- AMBA, SD memory, SDIO, and MMC bus-functional models (BFMs) and AHB monitors
- Constrained random and directed tests
- Configurable and self-checking testbench and test suites in Vera

Card Interface Features

- Can be configured as MMC-only controller or SD_MMC controller
- Supports 1 to 30 MMC cards, or 1 to 16 SD cards
- Supports 1-bit, 4-bit and 8-bit cards
- Supports CRC generation and error detection
- Supports programmable baud rate
- Provides ON or OFF clock control
- Supports power management and power switch
- Supports host pull-up control
- Supports card detection and initialization
- Supports write protection
- Supports 1-bit and 4-bit SDIO interrupts
- Supports SDIO suspend, resume, and read wait
- Supports 1 to 65,535-byte block size


Example Linux Demonstration Features

- DW_sd_mmc controller-specific host-driver APIs
- DW_sd_mmc controller-independent, SD/MMC protocol-specific bus-driver APIs



dwcore_sd_mmc_host

Secure Digital (SD) and Multimedia Card (MMC) Host Controller



Note: The card_detect and write-protect signals are from the SD/MMC card socket and not from the SD/MMC card.

The DesignWare DW_sd_mmc datasheet is available at:

http://www.synopsys.com/cgi-bin/dwcores/pdfr1.cgi?file=DWC_sd_mmc.pdf

dwcore_usb1_device Synthesizable USB 1.1 Device Controller



dwcore_usb1_device


Synthesizable USB 1.1 Device Controller


The Synopsys DesignWare USB Device Controller (UDC) is a set of synthesizable building blocks for implementing a complete USB device interface. Features include the following:

- 32-bit Virtual Component Interface (VCI)
- Maintains address pointer for endpoint 0 transactions
- Silicon proven
- USB 1.1 compliant
- AHB Interface and DMA Engine options
- Standard register set specification available
- Applications supported include: pointing devices, scanners, cameras, faxes, printers, speakers, monitor
- Verilog source code

- Supports low-speed and full-speed devices
- Programmable number of endpoints
- Easily configurable endpoint organization
- Supports up to 15 configurations, up to 15 interfaces per configuration, and up to 15 alternate settings per interface
- Supports all USB standard commands
- Easy-to-add Vendor/Class commands
- Suspend/resume logic provided
- Approximately 12K gates for 5 physical endpoints

dwcore_usb1_device





The dwcore_usb1_device data sheet is available at:

http://www.synopsys.com/cgi-bin/dwcores/pdfr1.cgi?file=dwcore_usb1_device.pdf



dwcore_usb1_host Synthesizable USB 1.1 OHCI Host Controller

dwcore_usb1_host

Synthesizable USB 1.1 OHCI Host Controller

The Synopsys DesignWare USB 1.1 Host Controller (OHCI) Synthesizable IP is a set of synthesizable building blocks that ASIC/FPGA designers use to implement a complete USB OHCI Host Controller function. Features include the following:

- Silicon proven
- USB 1.1 compliant
- VCI, AHB or Native interface
- Compatible with Open HCI 1.0 specification
- Verilog source code
- Supports low-speed and full-speed devices
- Configurable root hub supporting up to 15 downstream ports

- Configuration data stored in Port Configurable Block
- Single 48-MHz input clock
- Simple application interface facilitates bridging the host to other system bus such as PCI, and the integration of the controller with chipsets and microcontrollers
- Integrated DPLL
- Support for SMI interrupts
- Approximately 25K gates with 2 ports








DesignWare IP Family

dwcore_usb1_host Synthesizable USB 1.1 OHCI Host Controller



The dwcore_usb1_host data sheet is available at:

http://www.synopsys.com/cgi-bin/dwcores/pdfr1.cgi?file=dwcore_usb1_host.pdf

dwcore_usb1_hub Synthesizable USB 1.1 Hub Controller




dwcore_usb1_hub

Synthesizable USB 1.1 Hub Controller

The Synopsys DesignWare USB Hub (UH01) is a set of synthesizable building blocks that ASIC/FPGA designers use to implement a complete USB Hub. The RapidScript utility enables designers to easily configure the device by setting the number of downstream ports. The Synopsys UH01 product consists of the Hub Repeater and the Hub Controller. The Hub Repeater is responsible for connectivity setup and tear-down and supports exception handling such as bus fault detection/recovery and connect/disconnect detection. The Hub Controller provides the mechanism for host to hub communication. Hub-specific status and control commands permit the host to configure a hub and to monitor and control its individual downstream ports. Other features include the following:

- Silicon proven
- USB 1.1 compliant
- Verilog source code
- Supports low-speed and full-speed devices on downstream ports
- Integrated DPLL for clock and data recovery
- Downstream device connect/ disconnect detection
- Supports suspend/ resume for power management
- Supports one interrupt endpoint in addition to endpoint 0
- Approximately 12K gates, for four ports

dwcore_usb1_hub Synthesizable USB 1.1 Hub Controller



The dwcore_usb1_hub data sheet is available at:

http://www.synopsys.com/cgi-bin/dwcores/pdfr1.cgi?file=dwcore_usb1_hub.pdf



dwcore_usb1_hub Synthesizable USB 1.1 Hub Controller





dwcore_usb2_hsotg

Synthesizable USB 2.0 Hi-Speed On-the-Go Controller Subsystem

The DesignWare USB 2.0 Hi-Speed On-The-Go (HS OTG) Controller Subsystem performs as a standard Hi-Speed, Dual-Role Device (DRD), operating as either a fully USB 2.0 Hi-Speed compliant peripheral or an OTG host.


Features include the following:

- Hardware state machines maximize performance and minimize CPU interrupts
- Flexible parameters enable easy integration into low and high-latency systems
- Transfer or transaction-based processing of USB data is based on system requirements
- Configurable data buffering options fine-tune performance/area trade-offs
- Buffer and descriptor pre-fetching maximizes host throughput
- Firmware-selectable endpoint configurations enable post-silicon application changes and the flexibility of one-chip design for multiple applications

- Quality IP is tested through extensive Constrained Random Verification
- AMBA High-Performance Bus (AHB) interface enables rapid integration into ARM-based designs
- UTMI+ Level 3 enables rapid integration with compatible PHYs
- Hi-Speed (480 Mbps), Full-Speed (12 Mbps), and Low-Speed (1.5 Mbps) operation is compliant to the USB OTG Supplement
- Supports all OTG features, including Host Negotiation Protocol and Session
- Request Protocol
- Verilog Source RTL



dwcore_usb2_hsotg Synthesizable USB 2.0 Hi-Speed On-the-Go Controller Subsystem



The dwcore_usb2_hsotg data sheet is available at:

http://www.synopsys.com/products/designware/docs/ds/c/dwc_usb2_hsotg.html



dwcore_usb2_host Synthesizable USB 2.0 Host Controller

dwcore_usb2_host Synthesizable USB 2.0 Host Controller


The Synopsys DesignWare USB Host Controller (UHOST2) is a set of synthesizable building blocks that ASIC/FPGA designers use to implement a complete USB 2.0 host for 480-Mbps operation. The UHOST2 can be customized and optimized as a stand-alone host chip or as an integrated ASIC for applications such as game consoles, set-top boxes, PCs, PDAs, and telecommunications equipment. In addition, the design can be easily processed in most technologies and can be easily bridged to any industry-standard bus and includes both the PCI and ARM AHB interfaces. The application interface screens USB host controller design complexities, making it easy to integrate the UHOST2 device to customer target applications. Other features include the following:

- USB 2.0, EHCI, and OHCI specification compliant
- High-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) capability
- Configurable root hub supporting up to 15 downstream ports with 1.1 or 2.0 speed capability
- Choice of micro-frame or frame caching of data structures (EHCI)

- Simple application interface facilitates bridging the controller to other system buses
- PCI and AHB interfaces available
- Approximately 130K gates for a typical two-port implementation
- Compatible with the Synopsys High-Speed Certified USB 2.0 PHY
- Verilog source code



dwcore_usb2_host Synthesizable USB 2.0 Host Controller



The dwcore_usb2_host data sheet is available at:

http://www.synopsys.com/cgi-bin/dwcores/pdfr1.cgi?file=dwcore_usb2_host.pdf



dwcore_usb2_device Synthesizable USB 2.0 Device Controller

dwcore_usb2_device

Synthesizable USB 2.0 Device Controller

The USB 2.0 Device Controller (UDC20) features industry-standard interfaces that easily integrate the USB 2.0 transceiver and application logic. The RapidScript utility builds the core and test environment in source code for the targeted application. Other features include the following:

- Certified High-Speed USB 2.0 Device Controller
- Supports 480-Mbps, 12-Mbps, and 1.5-Mbps devices
- Supports USB 2.0 Transceiver Macrocell Interface (UTMI)
- Verilog source code
- Interfaces to any application bus
- Supports Virtual Component Interface (VCI) to application logic
- Optional support for AHB and DMA engine
- Programmable number of endpoints
- Flexible endpoint configuration with Windows 98, ME, 2000, XP Host Class Drivers
- Process independent and portable
- Fully synchronous design

- Microprocessor and tool independent
- Backward compliance with USB 1.1 Specification
- Supports up to 16 configurations, 16 interfaces per configuration, and 16 alternate settings per interface
- Easy endpoint configuration
- Supports chirp sequences
- Supports Ping protocol
- Suspend/resume logic provided
- Supports UTMI-compliant transceiver and Philips ISP1501 Peripheral Transceiver
- Get Descriptor command can be decoded by the application
- Supports vendor-specific commands
- Maintains address pointer for Endpoint 0 transaction

dwcore_usb2_device Synthesizable USB 2.0 Device Controller



VCI Application UDC20 VCI VCI State Control/ Status Block Machine Suspend / Synchronization Block Resume Block Speed Enumeration **Protocol Management** Block Command USB Endpoint Bridge Layer Layĕr Protocol Serial Interface Parallel Interface Engine Engine (PIE) (SIE) PHY Macrocell Transceiver

The dwcore_usb2_device data sheet is available at:

http://www.synopsys.com/cgi-bin/dwcores/pdfr1.cgi?file=dwcore_usb2_device.pdf



dwcore_usb2_phy

USB 2.0 Transceiver Macrocell Interface PHY


The USB 2 PHY includes all the required logical, geometric and physical design files to implement USB 2.0 capability in a System-on-Chip (SOC) design and fabricate the design in the designated foundry. The initial foundry process for the USB 2 PHY is the 0.18-micron CMOS digital logic process. Alternatively, design services are available for porting the USB 2 PHY to other semiconductor processes. The USB 2 PHY integrates high-speed, mixed-signal, custom CMOS circuitry compliant with the UTMI Specification (version 1.04), supports the USB 2.0 480-Mbps protocol and data rate, and is backward compatible to the USB 1.1 legacy protocol at 1.5-Mbps and 12-Mbps. Other features include the following:

- Complete mixed-signal physical layer (PHY) for single-chip USB 2.0 applications
- USB 2.0 Transceiver Macrocell Interface (UTMI) Specification compliant
- 8-bit interface at 60-MHz operation and 16-bit interface at 30-MHz operation chip
- Compatible with the Synopsys USB 2.0 Device and Host components
- USB 2.0 Device automatic switching between full- and high-speed modes
- Host Device automatic switching between full-, high- and low-speed modes

- Designed for minimal power dissipation for low-power and bus-powered devices
- Low-power design enables host enumeration of an unpowered device
- Sea-wall and decoupling structures reduce on-chip noise
- Suspend, Resume and Remote Wake-up mode support
- USB 2.0 test mode support
- Additional built-in analog testability features
- USB Implementers Forum certified



dwcore_usb2_phy USB 2.0 Transceiver Macrocell Interface PHY



The dwcore_usb2_phy data sheet is available at:

http://www.synopsys.com/cgi-bin/dwcores/pdfr1.cgi?file=dwcore_usb2_phy.pdf

dwc_sata_host Serial ATA Host



dwc_sata_host

The DesignWare SATA Host intellectual property (IP) is designed for use in system-on-chip (SoC) solutions. The IP uses the popular AHB standard for a host interface and a configurable PHY/link interface to support a number of industry PHYs. Synopsys provides a large set of parameters to enable the IP's integration in systems with different requirements. By leveraging these parameters, the DWC SATA Host can optimize gate count and reduce time to market.


Features

- Compliant with Serial ATA 1.0a, SATA II and SATA 2.0.
- Supports 1.5Gbps and 3.0Gbps data throughput
- Integrates SATA link layer and transport layer logic
- Highly Configurable "Lightweight" AHB slave interface to system bus.
- Highly Configurable PHY/Link Interface.
 - Variable data bus width
 - o 8B/10B encoding (optional)
 - Data alignment (optional)
 - OOB detection/generation (optional)

- Provides hooks for DMA integration
- Data scrambling from the transport layer and PHY
- Supports ATAPI 1-7
- Supports Power-down mode Power management
- Supports CRC detection and generation







The DesignWare dwc_sata_host data sheet is available at:

http://www.synopsys.com/products/designware/docs/ds/c/dwc_sata_host.pdf





dwcore_1394_avlink Synthesizable IEEE 1394 AVLink


The Synopsys DesignWare IEEE 1394 AVLink intellectual property (IP) is a set of highly configurable blocks that implements complete 1394 interface functions tailored to support audio/visual (AV)-oriented IEC 61883 applications. Configured through our RapidScript utility, this device can also be optimized to act as a generic 1394 device controller. Therefore, AVLink can be effectively used in a wide range of applications, such as digital still cameras, video conferencing cameras, printers, scanners, digital audio devices, electronic musical instruments, digital VCRs/VTRs, and storage devices. Other features include the following:

- Silicon-proven IEEE 1394 Link Layer Controller for both audio/visual (A/V) and non-A/V applications
- Support for common isochronous packet (CIP) headers, time-stamping, and padded zeros for A/V data transactions
- IEEE 1394-1995 and 1394a-2000 specification compliance
- IEC 61883 requirement for A/V data streaming compliance
- Supports 100/200/400- Mbps data rates
- Full link layer implementation
- Asynchronous, isochronous, and PHY packet transmit and receive operations
- Cycle master and node controller capability
- Automatic isochronous resource manager detection

- Automatic acknowledge packet generation for received asynchronous packets
- Automatic 32-bit CRC generation and error detection interface
- Flexible, 32-bit Virtual Component Interface (VCI) for host
- Asynchronous and isochronous FIFO interface with burst and non-burst access modes
- Multi-speed, concatenated isochronous packet support
- Configurable number of isochronous transmit/receive channels
- Status reporting by extensive maskable interrupt register set
- Supports inbound and outbound single phase retry protocol
- RapidScript custom IP configuration
- Verilog source code
- Optional 1394 verification environment







The dwcore_1394_avlink data sheet is available at:

http://www.synopsys.com/cgi-bin/dwcores/pdfr1.cgi?file=dwcore_1394_avlink.pdf



dwcore_1394_cphy Synthesizable IEEE 1394 Cable PHY


dwcore_1394_cphy Synthesizable IEEE 1394 Cable PHY

The Synopsys industry-proven DesignWare 1394 Cable Physical Layer (CPHY) enables devices to interface with the 1394 serial bus. The 1394 CPHY is a synthesizable RTL design that provides all the necessary features to implement the complete IEEE 1394a specification for the digital portion of the cable PHY. CPHY can be combined with an analog PHY and used in a stand-alone ASIC, or it can be integrated into an ASIC with a Link Layer controller. CPHY is well suited for multimedia and mass storage applications requiring high bandwidth, and is suitable for a wide range of applications, from basic low-cost devices (1 port) to sophisticated, high-performance ASICs (up to 16 ports). Other features include the following:

- Complete IEEE 1394a support
- Supports 100/200/400-Mbps bus speeds
- Configurable number of ports (1 to 16)
- Simple, silicon-proven interface to mixed signal analog circuitry
- Supports suspend/resume protocol

- Supports Link-On LPS protocol
- RapidScript configuration utility for design customization
- Synthesis scripts
- Verilog source code
- Approximately 14K gates (3 port)
- Proven in ASIC applications





The dwcore_1394_cphy data sheet is available at:

http://www.synopsys.com/cgi-bin/dwcores/pdfr1.cgi?file=dwcore_1394_cphy.pdf



dwcore_jpeg_codec Synthesizable JPEG CODEC

dwcore_jpeg_codec


Synthesizable JPEG CODEC

The Synopsys DesignWare JPEG CODEC is part of an SoC-based multimedia solution that enables fast and simple image compression and decompression. The simplicity of the design allows for easy SoC integration, high-speed operation, and suitability for multimedia and color printing applications. Individual Encoder and Decoder products are available from Synopsys. Other JPEG CODEC features include the following:

- 100% baseline ISO/IEC 10918-1 JPEG-compliant
- Verified in hardware
- 8-bit channel pixel depths
- Up to four programmable quantization tables
- Single-clock Huffman coding and decoding
- Fully programmable Huffman tables (two AC and two DC)
- Fully programmable Minimum Coded Unit (MCU)
- Encoding/decoding support (non-simultaneous)
- Single-clock per pixel encoding and decoding according to the JPEG baseline algorithm
- Hardware support for restart marker insertion

- Support for single, grayscale components
- Support for up to four channels of component color
- Internal register interface
- Fully synchronous design
- Available as fully functional and synthesizable VHDL or Verilog
- Includes testbench
- Simple external interface
- Four-channel interface
- Low gate count-total gate count is 35K gates
- Stallable design

dwcore_jpeg_codec Synthesizable JPEG CODEC



The dwcore_jpeg_codec data sheet is available at:

http://www.synopsys.com/cgi-bin/dwcores/pdfr1.cgi?file=dwcore_jpeg_codec.pdf

C_{Ores}

6 DesignWare Star IP

Design engineers who use the DesignWare Library have the ability to evaluate and design easily at their desktop using the following high-performance, high-value IP cores from leading Star IP providers.

Component Name	Component Description	Component Type
DW_IBM440	PowerPC 440 32-Bit Microprocessor Core from IBM (page 379)	Synthesizable RTL ^a Verification Model
DW_V850E-Star	V850E 32-Bit Microcontroller Core from NEC Electronics (page 381)	Synthesizable RTL ^a Verification Model
DW_C166S	16-Bit Microcontroller Subsystem from Infineon (page 383)	Synthesizable RTL ^a Verification Model
DW_TriCore1	TriCore1 32-Bit Processor Core from Infineon (page 385)	Synthesizable RTL ^a Verification Model
DW_MIPS4KE	MIPS32 4KE 32-Bit Processor Core Family from MIPS Technologies (page 387)	Synthesizable RTL ^a Verification Model
DW_CoolFlux	CoolFlux 24-bit DSP Core from Philips (page 389)	Synthesizable RTL ^a Verification Model

a. Verification models of these cores are included in the DesignWare Library. Synthesizable RTL of these cores are available through the Star IP Program.

DW_IBM440 IBM PowerPC 440 CPU Core




DW_IBM440 IBM PowerPC 440 CPU Core

The IBM PPC440x5 CPU core is a high-performance, low-power engine that implements the flexible and powerful Book-E Enhanced PowerPC Architecture. Other features include the following:

- High performance, dual-issue, superscalar 32-bit RISC CPU
 - Superscalar implementation of the full 32-bit Book-E Enhanced PowerPC Architecture
 - Seven stage, highly-pipelined micro-architecture
 - Dual instruction fetch, decode, and out-of-order issue
 - Out-of-order dispatch, execution, and completion
 - High-accuracy dynamic branch prediction utilizing a Branch History Table (BHT)
 - Three independent pipelines
 - Combined complex integer, system, and branch pipeline
 - Simple integer pipeline
 - Load/store pipeline
 - Single cycle multiply
 - Single cycle multiply-accumulate (new DSP instruction set extensions)
 - Full support for both big and little endian byte order
 - Extensive power management designed into core for maximum performance/ power efficiency
- Separate 32-KB instruction and data caches
- Memory Management Unit with separate instruction and data micro-TLB's
- Extensive hardware debug facilities incorporated into the IEEE 1149.1 JTAG port
- Timer facilities
 - o 64-bit time base
 - o Decrementer with auto-reload capability
 - Fixed interval timer (FIT)
 - Watchdog timer with critical interrupt and/or auto-reset
- Multiple core interfaces defined by IBM's CoreConnect on-chip system architecture
 - Processor local bus (PLB) interfaces
 - o Auxiliary Processor Unit (APU) Port
 - Device Control Register (DCR) interface for independent access to on-chip control registers
- JTAG, Debug, Reset and Trace interfaces
- Clock and power management (CPM) interface
- External interrupt controller (EIC) interface
- PLB-to-AHB bridge for integration into AMBA-based systems

DW_IBM440 IBM PowerPC 440 CPU Core



DesignWare IBM PowerPC 440 CPU Block Diagram

Also see the following web page for additional information:

http://www.synopsys.com/products/designware/starip/ibm_powerpc.html

DW_V850E-Star

V850E Microcontroller Core from NEC Electronics

The NEC V850E is a highly configurable, fully synthesizable RISC architecture microcontroller. The V850E core is ideal for applications that require high performance, low cost and minimum power consumption. In addition, the excellent processing horsepower of this 32-bit processor is perfect for new applications that need more than a 16-bit processor can provide. Other features include the following:

- Fully compatible with V850E1 instruction set
- Supports 32-bit and 16-bit instruction formats
- 64 MB, linear address program memory space
- 4 GB, linear address data memory space
- V850E1 CPU:
 - o Five-stage pipeline
 - o 32-bit datapath
 - Simultaneous transfer of instruction and data on separate buses (Harvard architecture)
 - RISC architecture plus special instructions for saturation, bit manipulation, and multiply (using integrated hardware multiplier)
 - 32 general-purpose, 32-bit registers
- Instruction cache (optional)

- Data cache (optional)
- Integrated 4-channel DMA (optional)
- Integrated interrupt controller supporting 3 external non-maskable interrupts (NMIs) and up to 64 external maskable interrupts
- Integrated run control unit (optional)
- Separate interfaces to internal ROM and RAM
- V850E System Bus (VSB) interface to high-speed peripherals
- NEC Peripheral Bus (NPB) interface to low-speed peripherals

Legacy bus for backwardcompatibility with NEC internal designs

- Power management through HALT instruction and hardware or software generated stop mode (implemented by standby control unit (STBC))
- Fully synchronous design
- VSB-to-AHB bridge for integration into AMBA-based systems


See the block diagram on the following page.





DW_V850E-Star

V850E Microcontroller Core from NEC Electronics



Also see the following web page for additional information:

http://www.synopsys.com/products/designware/starip/nec_v850e.html

DW_C166S C166S 16-Bit Microcontroller from Infineon



C166S 16-Bit Microcontroller from Infineon

The Infineon C166S is a highly configurable, fully synthesizable microcontroller core based on the successful C166 microcontroller IC family and is 100% instruction-set compatible. Other features include the following:


- Four-stage pipelined, fully static, 16-bit CPU
- CPU speed up to 100 MHz (in 0.18-micron technology)
- Up to 16 MB addressable memory space
- Optional multiplier/accumulator (MAC) unit
- Integrated On-Chip Debugging System (OCDS)
- Most instructions execute in a single instruction cycle (2 CPU clock cycles)
- Multiple register banks with single-instruction-cycle context switching
- 16x16 multiplication in 5 instruction cycles, 32/16 division in 10 instruction cycles
- Multiple high-bandwidth internal data buses also available externally: XBus+, Local Memory bus, Dual Port RAM bus, PDBus+
- Up to 112 interrupt nodes (15 of which are used for internal interrupts)

- 16 level/8 group level interrupt priority
- Up to 16 interrupt-driven peripheral event controller (PEC) channels
- Power reduction modes
- Programmable watchdog timer
- Debug interface that supports hardware, software, and external breakpoints, and provides access to internal registers and memory through a JTAG module
- Support for a wide variety of third-party development and debugging tools (the current list of support tools is available at http://www.infineon.com)
- Asynchronous/synchronous serial channel (ASC)
- High-speed synchronous serial channel (SSC)
- General purpose timer block (GPT12E)
- Ports I/O module that provides programmable external bus or general purpose I/O port functionality
- LM-to-AHB bridge for integration into AMBA-based systems





DW_C166S C166S 16-Bit Microcontroller from Infineon



C166S Subsystem Block Diagram

Also see the following web page for additional information:

http://www.synopsys.com/products/designware/starip/infineon_c166s.html



DW_TriCore1 TriCore1 32-Bit Processor Core from Infineon

DW_TriCore1

TriCore1 32-Bit Processor Core from Infineon

Infineon's TriCore is the first unified MCU-DSP architecture in a single core. This core is ideally suited to SoC applications that require both microcontroller and DSP functionality together with high performance, low cost and minimal power consumption. TriCore meets the needs of automotive, industrial, mass storage and communications applications where TriCore-based ASSP silicon devices from Infineon are already successful. Other features include the following:

- 32-bit load/Store Harvard Architecture
- 4-GB address range
- General Purpose Register Set (GPRS)
 - Sixteen 32-bit data registers (Dx)
 - Sixteen 32-bit address registers (Ax)
 - Three 32-bit status & program counter registers (PSW, PC, PCXI)
- Shadow registers for fast context switching
- Automatic context save-on-entry and restore-on-exit for subroutine, interrupt & trap
- Two memory protection register sets
- Instruction formats: 16-bit and 32-bit
- Byte & bit addressing
- Saturation integer arithmetic
- Packed data
- Data and instruction caches (optional)

- Data types: boolean, integer with saturation, bit array, signed fraction, character, double word, signed, unsigned integers, IEEE-754 single precision floating point
- Data formats: bit, byte (8 bits), half-word (16 bits), word (32 bits), double-word (64 bits)
- Zero overhead loop
- Instruction types: arithmetic, address, comparison, address comparison, logical, MAC, shift, coprocessor, bit logical, branch, bit field, load/store, packed data, system, MMU specific instructions
- Addressing modes: absolute, circular, bit reverse, long & short, base+offset, base+offset with pre & post-update
- Multiply & Accumulate (MAC) instructions: dual 16 x 16, 16 x 32, 32 x 32
- On-Chip Debug Support (OCDS) Levels 1 & 2
- Bi-directional FPI-to-AHB bridge for integration into AMBA-based systems




385





DW_TriCore1 TriCore1 32-Bit Processor Core from Infineon



Also see the following web page for additional information:

http://www.synopsys.com/products/designware/starip/infineon_tricore1.html



DW_MIPS4KE

MIPS32 4KE Processor Core Family from MIPS Technologies

The highly configurable MIPS32 4KE family represents the next-generation of 32-bit MIPS cores. Features include the following:


- 32-bit address and data paths
- Five-stage pipelined CPU
- Compatible with standard MIPS32 instruction set with optional support for MIPS16 instructions
- User-defined instructions (optional)
- Configurable instruction and data cache sizes
- MIPS R4000-style Privileged Resource Architecture
- Synchronous system (EC bus) interface
- Memory management unit:
 - Translation lookaside buffer (TLB) in 4KEc configuration
 - Fixed address mapping in 4KEm and 4KEp configurations

- Scratchpad RAM support (optional)
- Coprocessor 2 interface (optional)
- Multiply/divide unit:
 - High-performance implementation in 4KEc and 4KEm configurations
 - Area-efficient implementation in 4KEp configuration
- Power management
- Enhanced JTAG (EJTAG) debug support
- Support for a variety of third-party development and debugging tools (the current list of support tools is available at http://www.mips.com)
- EC-to-AHB bridge for integration into AMBA-based systems



DW_MIPS4KE

MIPS32 4KE Processor Core Family from MIPS Technologies



DW_MIPS4KE Block Diagram

Also see the following web page for additional information:

http://www.synopsys.com/products/designware/starip/mips_4ke.html

DW_CoolFlux CoolFlux 24-bit DSP Core from Philips



DW_CoolFlux

CoolFlux 24-bit DSP Core from Philips


Phillips CoolFlux DSP is a synthesizable 24-bit DSP Core for ultra-low power applications like portable audio encoding/decoding, sound enhancement, and noise suppression. The core targets specific applications such as headsets, hearing instruments, and portable audio players. The Philips CoolFlux DSP is designed with a highly efficient ILP optimizing C compiler. The compiler can exploit all the parallelism in the core and generates very efficient code, both from a cycle and code density perspective.

Other features include the following:

- Ultra low power consumption:
 - \circ < 0.1mW/MHz @ 1.2V (0.13 μ CMOS)
 - \circ < 0.2m W/MHz @ 1.8V (0.18 μ CMOS)
- Highly optimizing C-compiler
- Minimal core size (43K gates, excluding debug interface 4.5k gates)
- Small memory footprint
- Performance (worst case commercial conditions):
 - o 175 MHz (0.13µ CMOS)
 - 135 MHz (0.18µ CMOS): >1000 MOPs
- Extensive software library for audio decoding and advanced sound enhancement algorithms
- Dual Harvard architecture
- Full 24-bit data paths

- Two 24 x 24 bit signed multipliers
- Three ALUs
- Four 56-bit accumulators
- Extensive addressing modes with modulo protection, bit reversal
- Saturation and rounding units
- RISC instruction set suitable for control, as well as DSP
- Highly efficient stack support
- Zero overhead loops (nested up to 4 levels)
- 64 Kwords address space each for P, X, Y, IO
- DMA ports for program and data memories
- Three maskable low latency interrupts
- Extensive power management support (stop / restart instructions)
- JTAG-based (Joint Test Action Group IEEE 1149.1 std. test interface) debug port

DW_CoolFlux CoolFlux 24-bit DSP Core from Philips



Also see the following web page for additional information:

http://www.synopsys.com/products/designware/starip/philips_coolflux.html





DW_CoolFlux CoolFlux 24-bit DSP Core from Philips



Index

Numerics

10 Gigabit Ethernet Models 310

A

ahb_bus_vmt 304 ahb_master_vmt 304 ahb_monitor_vmt 304 ahb_slave_vmt 304 AMBA AHB Models 304 AMBA APB Models 306 AMBA Connect 287 AMBA On-Chip Bus IP, listing 22 AMBA QuickStart 288 apb_master_vmt 306 apb_monitor_vmt 306 apb_slave_vmt 306 axi_interconnect_vmt 307 axi_master_vmt 307 axi monitor vmt 307 axi_slave_vmt 307

B

Board Verification IP, listing 26 **Building Block IP** application specific - control logic 38 application specific - interface 47 data integrity 141 data integrity - coding overview 149 datapath - arithmetic overview 51 datapath - floating point overview 122 datapath - sequential 130 datapath - trigonometric overview 137 datapath generator overview 50 DSP 155 logic - combinational overview 165 logic - sequential overview 170 memory - asynchronous RAMs 231 memory - FIFO overview 181 memory - registers 217

memory - stacks 239 overview 31 test - JTAG overview 244

C

Cores, overview 330

D

datapath generator, overview 50Design Compiler 33, 35 DesignWare AMBA Connect 287 DesignWare Building Block IP, See also **Building Block IP** DesignWare Core dwcore_usb2_phy 368 DesignWare Cores, overview 330 DesignWare FlexModels listing 322 DesignWare FlexModels, overview 322 DesignWare Foundation Library, See also **Building Block IP** DesignWare Foundry Libraries 326 DesignWare GTECH Library 263 DesignWare Hard IP dwcore pcie phy 352 DesignWare IP Family, overview 19 DesignWare Library Synthesizable IP 31 AMBA On-chip Bus Logic and Peripherals 264 Building Block IP 31 DW 6811 297 DW ahb 266 DW_ahb_dmac 268 DW ahb eh2h 269 DW ahb h2h 284 DW_ahb_icm 271 DW_ahb_ictl 272 DW apb 273 DW_apb_gpio 274 DW_apb_i2c 275

DW_apb_ictl 276 DW apb rap 277 DW apb rtc 278 DW apb ssi 279 DW apb timers 281 DW apb uart 282 DW_apb_wdt 286 DW memctl 292 DW rambist 294 DW8051 299 Memory IP 291 DesignWare Library Verification IP, overview 301 DesignWare Memory Models features 313 overview 313 DesignWare Silicon Libraries, TSMC Libraries 326 DesignWare Star IP, overview 378 DesignWare Synthesizable Core dwc pcie dualmode 350 dwc_pcie_endpoint 345 dwc pcie rootport 347 dwc pcie switchport 349 dwcore 1394 avlink 372 dwcore_1394_cphy 374 dwcore ethernet 333 dwcore_ethernet_sub 335 dwcore gig ethernet 337 dwcore_gig_ethernet_sub 339 dwcore_jpeg_codec 376 dwcore_pci 341 dwcore_pcix 343 dwcore usb1 device 355 dwcore usb1 host 357 dwcore usb1 hub 359 dwcore_usb2_device 366 dwcore usb2 host 364 dwcore_usb2_hsotg 362 DesignWare VMT Models, overview 320 DSP Library Overview 263 DW 6811 297 DW 8b10b dec 150 DW 8b10b enc 152 DW 8b10b unbal 154

DW_add_fp 124 DW_addsub_dx 57 DW_ahb 266 DW_ahb_dmac 268 DW_ahb_eh2h 269 DW ahb h2h 284 DW_ahb_icm 271 DW_ahb_ictl 272 DW apb 273 DW apb gpio 274 DW_apb_i2c 275 DW_apb_ictl 276 DW_apb_rap 277 DW_apb_rtc 278 DW_apb_ssi 279 DW apb timers 281 DW apb uart 282 DW_apb_wdt 286 DW arbiter 2t 39 DW arbiter dp 41 DW arbiter fcfs 43 DW_arbiter_sp 45 DW_asymfifo_s1_df 182 DW_asymfifo_s1_sf 185 DW_asymfifo_s2_sf 189 DW_asymfifoctl_s1_df 200 DW_asymfifoctl_s1_sf 203 DW asymfifoctl s2 sf 206 DW_bc_1 250 DW_bc_10 261 DW_bc_2 251 DW bc 3 252 DW_bc_4 253 DW_bc_5 254 DW bc 7 255 DW_bc_8 257 DW_bc_9 259 DW bin2gray 61 DW C166S 383 $DW_cmp_dx 67$ DW_cmp_fp 125 DW cntr gray 69

DW_CoolFlux 389 DW_crc_p 142 DW_crc_s 144 DW_debugger 48 DW_div 73 DW div fp 126 DW_div_pipe 75 DW_div_seq 131 DW_dpll_sd 174 DW ecc 146 DW_fifo_s1_df 193 DW_fifo_s1_sf 195 DW fifo s2 sf 197 DW_fifoctl_s1_df 210 DW_fifoctl_s1_sf 212 DW_fifoctl_s2_sf 214 DW fir 156 DW_fir_seq 158 DW_flt2i_fp 129 DW_gray2bin 77 DW hsata 370 DW_i2flt_fp 123 DW IBM440 379 DW_iir_dc 160 DW_iir_sc 163 DW_inc_gray 82 DW_memctl 292 DW minmax 85 DW_MIPS4KE 387 DW_mult_dx 98 DW_mult_fp 128 DW mult pipe 99 DW_mult_seq 133 DW_prod_sum_pipe 105 DW_ram_2r_w_a_dff 234 DW_ram_2r_w_a_lat 236 DW_ram_2r_w_s_dff 226 DW_ram_2r_w_s_lat 228 DW_ram_r_w_a_dff 232 DW_ram_r_w_a_lat 233 DW_ram_r_w_s_dff 224 DW_ram_r_w_s_lat 225

DW_ram_rw_a_dff 237 DW_ram_rw_a_lat 238 DW_ram_rw_s_dff 229 DW_ram_rw_s_lat 230 DW_rambist 294 DW shifter 109 DW_sqrt 114 DW_sqrt_pipe 115 DW_sqrt_seq 135 DW_square 111 DW_squarep 113 DW_stack 240 DW stacketl 242 DW_tap 245 DW_tap_uc 247 DW TriCore1 385 DW_V850E-Star 381 DW01_absval 52 DW01 add 53 DW01 addsub 55 DW01 ash 59 DW01_binenc 166 DW01_bsh 62 DW01_cmp2 63 DW01_cmp6 65 DW01_csa 70 DW01_dec 71 DW01 decode 167 DW01_inc 78 DW01_incdec 80 DW01_mux_any 168 DW01 prienc 169 DW01_satrnd 107 DW01_sub 117 DW02 cos 138 DW02_mac 83 DW02_mult 86 DW02 mult 2 stage 90 DW02_mult_3_stage 92 DW02_mult_4_stage 93 DW02_mult_5_stage 94 DW02_mult_6_stage 96 DW02_multp 88 DW02_prod_sum 101 DW02_prod_sum1 103 DW02_sin 139 DW02_sincos 140 DW02 sum 119 DW02_tree 121 DW03_bictr_dcnto 171 DW03 bictr decode 173 DW03 bictr scnto 172 DW03_lfsr_dcnto 176 DW03_lfsr_load 178 DW03 lfsr scnto 177 DW03_lfsr_updn 179 DW03_pipe_reg 218 DW03_reg_s_pl 219 DW03_shftreg 222 DW03_updn_ctr 180 DW04_par_gen 148 DW04 shad reg 220 DW8051 299 dwc_pcie_dualmode 350 dwc_pcie_endpoint 345 dwc_pcie_rootport 347 dwc_pcie_switchport 349 dwcore_1394_avlink 372 dwcore_1394_cphy 374 dwcore ethernet 333 dwcore_ethernet_sub 335 dwcore_gig_ethernet 337 dwcore_gig_ethernet_sub 339 dwcore jpeg codec 376 dwcore_pci 341 dwcore_pcie_phy 352 dwcore_pcix 343 dwcore_sd_mmc_host 353 dwcore_usb1_device 355 dwcore_usb1_host 357 dwcore usb1 hub 359 dwcore_usb2_device 366 dwcore_usb2_host 364 dwcore_usb2_hsotg 362

dwcore_usb2_phy 368 DWMM, *See also* DesignWare Memory Models DWMM, *See also* Memory IP

E

enethub_fx 311 ethernet_monitor_vmt 310 ethernet_txrx_vmt 310

F

FlexModels 322 Foundation Library, *See also* Building Block IP Foundry Libraries, *See also* DesignWare Foundry Libraries FPGA Compiler II 36

G

GTECH Library Overview 263

I

I2C Models 312
i2c_txrx_vmt 312
Interfaces
SWIFT, connection for SmartModels 324
IP, Synthesizable
See also DesignWare Library
Synthesizable IP

L

Licensing for Synopsys products 16

Μ

Memory IP 291 Memory IP, listing 24 Memory Models, *See also* DesignWare Memory Models Microprocessors/Microcontroller Cores 296 Microprocessors/Microcontroller Cores, listing 23, 24 Models behavioral 324 FlexModels 322 SmartModel behavioral simulation 324 VMT 320 Module Compiler 122

Р

PCI / PCI-X Bus Verification Models 316 PCI Express Models 314 pcie_txrx_vmt 314 pcimaster_fx 316 pcimonitor_fx 316 pcislave_fx 316

Q

QuickStart features 287, 288 QuickStart, AMBA 288

R

rmiirs_fx 311

S

sata device vmt 317 sata monitor vmt 317 SCL 16 Serial ATA Models 317 Serial Input/Output Interface Models 318 sio monitor vmt 318 sio txrx vmt 318 SmartModel Library SWIFT interface, connection through 324 **SmartModels** listed in IP Directory Web site 324 Star IP Core DW C166S 383 DW CoolFlux 389 DW IBM440 379

DW_MIPS4KE 387 DW_TriCore1 385 DW_V850E-Star 381 Star IP, overview 378 SWIFT interface connection between SmartModels and simulators 324 Synopsys Common Licensing 16 Synthesizable IP, *See also* DesignWare Library Synthesizable IP

Т

TSMC Libraries 326

U

USB On-The-Go Models 319 usb_device_vmt 319 usb_host_vmt 319 usb_monitor_vmt 319

V

Verification IP for Bus and I/O Standards, listing 25 Verification IP, overview 301 VMT Models, overview 320