caxapa.ru :: 3.1 CPU The dsPIC33AK family of devices have a CPU architecture featuring a 5-stage interlocked instruction

Илья (16.10.2024 16:47, просмотров: 127) ответил my504 на Я не нашел в документации скорость ядра в МИПСах. Так она 200 или все таки 100?

3.1 CPU The dsPIC33AK family of devices have a CPU architecture featuring a 5-stage interlocked instruction

pipeline, speculative execution and prefetch branch prediction to reduce conditional branch latency.

In addition, a 2kB instruction cache is implemented for faster access times. Due to the architecture

changes, the oscillator frequency is now equal to the instruction cycle frequency (MHz = MIPS).

(dsPIC33CK to dsPIC33AK Migration and Performance Enhancement Guide. DS70005574A)

Микроконтроллеры PIC