ВходНаше всё Теги codebook 无线电组件 Поиск Опросы Закон Четверг
2 мая
166646
Pinus (15.09.2009 13:51, просмотров: 1239) reZident
TMS320VC5416 .cinit overlaps или falls Содержимое boot.cmd: DevMang.out -a -romwidth 16 -map boot.map -o boot.hex ------------------- Содержимое cmd для линкера: -cr MEMORY { PAGE 0: TIMER0: origin = 0x0024, length = 0x0003 TIMER1: origin = 0x0030, length = 0x0003 EBUS1: origin = 0x0028, length = 0x0004 PTR_INTERF_SEC: origin = 0x0060, length = 0x0005 INTERF_SEC: origin = 0x0065, length = 0x001B DM_DRAM: origin = 0x0080, length = 0x1F80 PAGE 1: PM_DRAM: origin = 0x2400, length = 0x1C00 VECT: origin = 0x2380, length = 0x0080 PAGE 2: DM_DRAM: origin = 0x4000, length = 0x2000 PAGE 3: DM_DRAM: origin = 0x6000, length = 0x2000 PAGE 4: DM_DRAM: origin = 0x8000, length = 0x2000 PAGE 5: FILTER1: origin = 0xA000, length = 0x1000 FILTER2: origin = 0xB000, length = 0x1000 } SECTIONS { .vectors : load = VECT PAGE 1 .text : load = PM_DRAM PAGE 1 .const : load = PM_DRAM PAGE 1 .data : load = DM_DRAM PAGE 0 .input : load = DM_DRAM PAGE 2 .stack : load = DM_DRAM PAGE 2 .bss : load = DM_DRAM PAGE 2 .sigdata : load = DM_DRAM PAGE 3 .window : load = DM_DRAM PAGE 4 .filterdata1 : load = FILTER1 PAGE 5 .filterdata2 : load = FILTER2 PAGE 5 .ptrInterfaceSec: load = PTR_INTERF_SEC PAGE 0 .InterfaceSec : load = INTERF_SEC PAGE 0 .Timer0Sec : load = TIMER0 PAGE 0 .Timer1Sec : load = TIMER1 PAGE 0 .ExtBusSec : load = EBUS1 PAGE 0 } --------------------------------------------------------- При линковки нет ругани на секции, при создании hex-a: C:\Projects\TMS\out>hex500 boot.cmd Translating DevMang.out to ASCII-Hex format... "DevMang.out" ==> .text:CSL_init "DevMang.out" ==> .text:IRQ_plug "DevMang.out" ==> .text:IRQ_disable "DevMang.out" ==> .text:IRQ_enable "DevMang.out" ==> .text:IRQ_setVecs "DevMang.out" ==> .text:__IRQ_dat2Prg "DevMang.out" ==> .text:IRQ_clear "DevMang.out" ==> .switch "DevMang.out" ==> .text:IRQ_globalRestore "DevMang.out" ==> .text:_CSL_init "DevMang.out" ==> .text:IRQ_globalDisable "DevMang.out" ==> .text:IRQ_globalEnable "DevMang.out" ==> .vectors "DevMang.out" ==> .text "DevMang.out" ==> .const "DevMang.out" ==> .cinit >> WARNING: section '.cinit' at 045a0h falls in unconfigured memory (skipped) -------- Куда ни передвигай .bss .cinit - "falls" или "overlaps"... Прописка .cinit мануально - тоже ни к чему не привела. Как заставить правильно сгенерировать хекс и что не нравится этому hex500?